RK3288 Hardware Design Guide
For the topological structure which has branches, such as DDR3, place a NC resistor
0402 between DDR_CLK and DDR_CLKn, and it should be placed close to the branch
point of DDR clock trace as possible.
Fig 8-6
VCC_DDRC is turned off by MOS Transistor in order to reduce power consumption in
deep sleep, as shown in Fig 8-7. In LPDDR2/3 mode, a N MOS Transistor Q3100
should be added to avoid low-voltage
（
1.2V
）
power supply for VCC_DDRC, which will
block transmission of MOS as shown in Fig 8-8.
Fig 8-7
Summary of Contents for RK32 Series
Page 1: ...RK3288 Hardware Design Guide RK3288 Hardware Design Guide Revision 1 2 Jun 18 2014...
Page 2: ...RK3288 Hardware Design Guide Revision History Date Revision Description 2014 12 15 1 2...
Page 22: ...RK3288 Hardware Design Guide Fig 4 3 Fig 4 4...
Page 23: ...RK3288 Hardware Design Guide Fig 4 5...
Page 39: ...RK3288 Hardware Design Guide Fig 5 30...
Page 56: ...RK3288 Hardware Design Guide Fig 9 7 Fig 9 8...
Page 62: ...RK3288 Hardware Design Guide Fig 11 7...
Page 69: ...RK3288 Hardware Design Guide Fig 14 2 Fig 14 3...
Page 79: ...RK3288 Hardware Design Guide...
Page 102: ...RK3288 Hardware Design Guide Fig 22 7...
Page 109: ...RK3288 Hardware Design Guide Fig 23 13 Fig 23 14...
