RK3288 Hardware Design Guide
6 GPIO
6.1 Schematic
In actual produce design, if GPIO defined by RK need to be revised, notice to match IO
level with GPIO pull-up and pull- down features, otherwise it may cause abnormal
operation.RK3288 GPIO can be pulled up or down as an input, and it can be configurable and
closed after power on, as shown in figure 6-1, “_d” remarked in schematic diagram is an
default for internal pull down, “_u” is pull up. Any modification requirements, please refer to
RK3288_IO_LIST
released by RK.
Fig 6-1
RK3288, BS_JTAG_TRSTn should be connected to GND and APIO2_VDD should connect to
POWER in application of RK3288, or it will cause abnormal working of chip at the Power-on
stage.
Fig 6-2
Summary of Contents for RK32 Series
Page 1: ...RK3288 Hardware Design Guide RK3288 Hardware Design Guide Revision 1 2 Jun 18 2014...
Page 2: ...RK3288 Hardware Design Guide Revision History Date Revision Description 2014 12 15 1 2...
Page 22: ...RK3288 Hardware Design Guide Fig 4 3 Fig 4 4...
Page 23: ...RK3288 Hardware Design Guide Fig 4 5...
Page 39: ...RK3288 Hardware Design Guide Fig 5 30...
Page 56: ...RK3288 Hardware Design Guide Fig 9 7 Fig 9 8...
Page 62: ...RK3288 Hardware Design Guide Fig 11 7...
Page 69: ...RK3288 Hardware Design Guide Fig 14 2 Fig 14 3...
Page 79: ...RK3288 Hardware Design Guide...
Page 102: ...RK3288 Hardware Design Guide Fig 22 7...
Page 109: ...RK3288 Hardware Design Guide Fig 23 13 Fig 23 14...
