Peritek VCD-V, User Manual

Page: 18 / 183

Peritek
1-4 General Information
The 34020 mediates all host accesses to display and processor memory
and control registers through a byte addressable 32 bit interface port. Bus
transceivers between the 34020 bus and VMEbus support D16 and D32
data transfers for the VMEbus.
The 34020 features single-cycle execution of general purpose instructions
and most common integer arithmetic and Boolean operations from
instruction cache. A 32-bit barrel shifter supports single cycle shift and
rotation for 1 to 32 bits.
The 34020 graphics processing hardware supports pixel and pixel-array
processing. It incorporates two and three operand raster operations with
Boolean and arithmetic operations, XY addressing, window clipping and
checking, 1 to n bits/pixel transforms, transparency, and plane masking.
Operations on single pixels (PIXT instruction) or two-dimensional arrays
(PIXBLT) are supported.
TMS 34082 Floating Point Coprocessor
For floating point intensive applications, a socket is provided for a 34082
FPU coprocessor. It conforms to the IEEE floating point standard 754-
1985 for binary floating point single or double precision addition,
subtraction, multiplication, division, square root, and comparison. In
addition, it offers 32-bit integer arithmetic, logical comparisons, and shifts.
Complex operations for graphics support include: matrix operations (1 x 3,
3 x 3, 1 x 4, and 4 x 4), backface testing, polygon elimination and clipping,
viewport scaling and conversion, 2D and 3D linear interpolation, 2D
window compare, 3D volume compare, 2 plane clipping (X, Y, Z), 2 plane
color clipping (R, G, B, I), 2D and 3D cubic splines, 3 x 3 convolution,
vector operations (add, subtract, dot and cross products, magnitude,
scaling, normalization and reflection), polynomial expansion,
multiply/accumulate, and 1D and 2D min/max.
Video RAM
The display memories use advanced 2 Mbit (256K x 8) 2-port Video RAM
(VRAM) technology, which gives approximately 95% memory availability
to the 34020 and host processors. A writemask register supports write
protection of bit planes.
The 34020 supports the VRAM accelerated functions such a block write
and fill with special VFILL and VBLT instructions. These can be used to
quickly replicate one and two dimensional patterns in memory, at up to 16