![background image](http://html1.mh-extra.com/html/omron/sysmac-c200h/sysmac-c200h_operation-manual_742423130.webp)
117
A simpler but less flexible method of creating a flicker bit is to AND one of the
SR area clock pulse bits with the execution condition that is to be ON when
the flicker bit is operating. Although this method does not use TIM, it is in-
cluded here for comparison. This method is more limited because the ON
and OFF times must be the same and they depend on the clock pulse bits
available in the SR area.
In the following example the 1-second clock pulse is used (25502) so that
00206 would be turned ON and OFF every second, i.e., it would be ON for
0.5 seconds and OFF for 0.5 seconds. Precise timing and the initial status of
00206 would depend on the status of the clock pulse when 00000 goes ON.
00000 25502
00206
Address
Instruction
Operands
00000
LD
00000
00001
LD
25502
00002
OUT
00206
5-12-2
HIGH-SPEED TIMER – TIMH(15)
N: TC number
# (000 through 015 preferred)
Ladder Symbol
Definer Values
SV: Set value (word, BCD)
IR, AR, DM, HR, LR, #
Operand Data Areas
TIMH(15) N
SV
SV is between 00.00 and 99.99. (Although 00.00 and 00.01 may be set,
00.00 will disable the timer, i.e., turn ON the Completion Flag immediately,
and 00.01 is not reliably cycled.) The decimal point is not entered.
Each TC number can be used as the definer in only one TIMER or COUNT-
ER instruction.
TC 000 through TC 047 must be used to ensure accuracy if the cycle time is
greater than 10 ms.
TIMH(15) operates in the same way as TIM except that TIMH measures in
units of 0.01 second.
The cycle time affects TIMH(15) accuracy if TC 016 through TC 511 are
used. If the cycle time is greater than 10 ms, use TC 000 through TC 015.
Refer to 5-12-1 TIMER – TIM for operational details and examples. Except
for the above, and all aspects of operation are the same.
Timers in interlocked program sections are reset when the execution condi-
tion for IL(02) is OFF. Power interruptions also reset timers. If a timer that is
not reset under these conditions is desired, SR area clock pulse bits can be
counted to produce timers using CNT. Refer to 5-12-3 COUNTER – CNT for
details.
Program execution will continue even if a non-BCD SV is used, but timing will
not be accurate.
Limitations
Description
Precautions
Timer and Counter Instructions
Section 5-12
Summary of Contents for SYSMAC C200H
Page 1: ...OPERATION MANUAL C200H CPU01 E 03 E 11 E SYSMAC Programmable Controllers Cat No W130 E1 05 ...
Page 2: ...C200H Programmable Controllers CPU01 E 03 E 11 E Operation Manual Revised June 2003 ...
Page 3: ...iv ...
Page 5: ...vi ...
Page 8: ...TABLE OF CONTENTS ix Glossary 345 Index 363 Revision History 369 ...
Page 342: ...336 Programmer Program Date Page Word Contents Notes Word Contents Notes Data Storage ...
Page 374: ...Cat No W130 E1 05 C200H Programmable Controllers CPU01 E 03 E 11 E OPERATION MANUAL ...