![background image](http://html1.mh-extra.com/html/omron/cj1w-drm21/cj1w-drm21_operation-manual_742341112.webp)
3 Data Exchange with the CPU Unit
3-36
CJ-series DeviceNet Units Operation Manual for NJ-series CPU Unit(W497)
*_Mstr1FixAlocErr
BOOL
R
Master
Fixed Allo-
cation Area
Setting
Failed
<Operation specifications>
TRUE:
Indicates that an error occurred in one of
the following operations:
•
*_Sw1MstrFixAloc1Cmd
(Master Fixed
Allocation Setting 1 Switch)
•
*_Sw1MstrFixAloc2Cmd
(Master Fixed
Allocation Setting 2 Switch)
•
*_Sw1MstrFixAloc3Cmd
(Master Fixed
Allocation Setting 3 Switch)
Once this bit changes to TRUE, it will
remain TRUE until the operation is suc-
cessfully completed.
FALSE:
Indicates that the error did not occur. The
bit changes to FALSE when the operation
is successfully completed.
Default: FALSE
*_Mstr1SListRegErr
BOOL
R
Scan List
Register/
Clear Failed
<Operation specifications>
TRUE:
Indicates that an error occurred in one of
the following operations:
•
*_Sw1SListEnblCmd
(Scan List Enable
Switch)
•
*_Sw1SListClrCmd
(Scan List Clear
Switch)
Once this bit changes to TRUE, it will
remain TRUE until the operation is suc-
cessfully completed.
FALSE:
Indicates that the error did not occur. The
bit changes to FALSE when the operation
is successfully completed.
Default: FALSE
Name of device variable for
CJ-series Unit
Type
R/W
Area
Function
Summary of Contents for CJ1W-DRM21
Page 12: ...Manual Structure 10 CJ series DeviceNet Units Operation Manual for NJ series CPU Unit W497 ...
Page 42: ...Revision History 40 CJ series DeviceNet Units Operation Manual for NJ series CPU Unit W497 ...
Page 345: ...Index 1 CJ series DeviceNet Units Operation Manual for NJ series CPU Unit W497 I Index ...
Page 349: ......