
CHAPTER 3 CPU ARCHITECTURE
User's Manual U11919EJ3V0UM00
62
3.3.3 Table indirect addressing
[Function]
Table contents (branch destination address) of the particular location to be addressed by the low-order-5-bit
immediate data of an instruction code from bit 1 to bit 5 are transferred to the program counter (PC) and
branched.
Table indirect addressing is carried out when the CALLT [addr5] instruction is executed. This instruction can
refer to the address stored in the memory table 40H to 7FH and branch to all the memory spaces.
[Illustration]
15
1
15
0
PC
7
0
Low Addr.
High Addr.
Memory (Table)
Effective A 1
Effective Address
0
1
0
0
0
0
0
0
0
0
8
7
8
7
6
5
0
0
0
0
1
7
6
5
1
0
ta
4
-
0
Instruction Code
3.3.4 Register addressing
[Function]
Register pair (AX) contents to be specified with an instruction word are transferred to the program counter (PC)
and branched.
This function is carried out when the BR AX instruction is executed.
[Illustration]
7
0
rp
0
7
A
X
15
0
PC
8
7
Summary of Contents for mPD789026 Subseries
Page 2: ...User s Manual U11919EJ3V0UM00 2 MEMO...
Page 8: ...User s Manual U11919EJ3V0UM00 8 MEMO...
Page 12: ...User s Manual U11919EJ3V0UM00 12 MEMO...
Page 22: ...User s Manual U11919EJ3V0UM00 22 MEMO...
Page 32: ...User s Manual U11919EJ3V0UM00 32 MEMO...
Page 84: ...User s Manual U11919EJ3V0UM00 84 MEMO...
Page 92: ...User s Manual U11919EJ3V0UM00 92 MEMO...
Page 104: ...User s Manual U11919EJ3V0UM00 104 MEMO...
Page 166: ...User s Manual U11919EJ3V0UM00 166 MEMO...
Page 178: ...User s Manual U11919EJ3V0UM00 178 MEMO...
Page 184: ...User s Manual U11919EJ3V0UM00 184 MEMO...
Page 204: ...User s Manual U11919EJ3V0UM00 204 MEMO...
Page 206: ...User s Manual U11919EJ3V0UM00 206 MEMO...