Linear Technology LTC 3115-1 Datasheet Download Page 11

LTC3115-1

11

Rev. C

For more information 

www.analog.com

PIN FUNCTIONS

(DHD/FE)

RUN (Pin 1/Pin 2):

 Input to Enable and Disable the IC and 

Set Custom Input UVLO Thresholds. The RUN pin can be 

driven by an external logic signal to enable and disable 

the IC. In addition, the voltage on this pin can be set by 

a resistor divider connected to the input voltage in order 

to provide an accurate undervoltage lockout threshold. 

The IC is enabled if RUN exceeds 1.21V nominally. Once 

enabled, a 0.5µA current is sourced by the RUN pin to pro-

vide hysteresis. To continuously enable the IC, this pin can 

be tied directly to the input voltage. The RUN pin cannot 

be forced more than 0.3V above V

IN

 under any condition.

SW2 (Pin 2/Pin 3):

 Buck-Boost Converter Power Switch 

Pin. This pin should be connected to one side of the buck-

boost inductor. 

PV

OUT

 (Pin 3/Pin 4):

 Buck-Boost Converter Power Output. 

This pin should be connected to a low ESR capacitor with 

a value of at least 10µF. The capacitor should be placed as 

close to the IC as possible and should have a short return 

path to ground. In applications with V

OUT

 > 20V that are 

subject to output overload or short-circuit conditions, it 

is recommended that a Schottky diode be installed from 

SW2 (anode) to PV

OUT

 (cathode). In applications subject 

to output short circuits through an inductive load, it is rec-

ommended that a Schottky diode be installed from ground 

(anode) to PV

OUT

 (cathode) to limit the extent that PV

OUT

 

is driven below ground during the short-circuit transient.

GND (Pins 4, 5/Pins 5, 6):

 Signal Ground. These pins are 

the ground connections for the control circuitry of the IC 

and must be tied to ground in the application.

VC (Pin 6/Pin 7):

 Error Amplifier Output. A frequency 

compensation network must be connected between this 

pin and FB to stabilize the voltage control loop.

FB (Pin 7/Pin 8):

 Feedback Voltage Input. A resistor 

divider connected to this pin sets the output voltage 

for the buck-boost converter. The nominal FB voltage is 

1000mV. Care should be taken in the routing of connec-

tions to this pin in order to minimize stray coupling to the 

switch pin traces.

RT (Pin 8/Pin 9):

 Oscillator Frequency Programming Pin. 

A resistor placed between this pin and ground sets the 

switching frequency of the buck-boost converter. 

V

CC

 (Pin 9/Pin 12):

 Low Voltage Supply Input for IC 

Control Circuitry. This pin powers internal IC control cir-

cuitry and must be connected to the PV

CC

 pin in the appli-

cation. A 4.7µF or larger bypass capacitor should be con-

nected between this pin and ground. 

The V

CC

 and PV

CC

 

pins must be connected together in the application.
V

IN

 (Pin 10/Pin 13):

 Power Supply Connection for Internal 

Circuitry and the V

CC

 Regulator. This pin provides power 

to the internal V

CC

 regulator and is the input voltage sense 

connection for the V

IN

 divider. A 0.1µF bypass capacitor 

should be connected between this pin and ground. The 

bypass capacitor should be located as close to the IC as 

possible and should have a short return path to ground. 

PV

CC

 (Pin 11/Pin 14):

 Internal V

CC

 Regulator Output. This 

pin is the output pin of the internal linear regulator that 

generates the V

CC

 rail from V

IN

. The PV

CC

 pin is also the 

supply connection for the power switch gate drivers. If 

the trace connecting PV

CC

 to V

CC

 cannot be made short 

in length, an additional bypass capacitor should be con-

nected between this pin and ground. 

The V

CC

 and PV

CC

 

pins must be connected together in the application.
BST2 (Pin 12/Pin 15):

 Flying Capacitor Pin for SW2. This 

pin must be connected to SW2 through a 0.1µF capacitor. 

This pin is used to generate the gate drive rail for power 

switch D.

BST1 (Pin 13/Pin 16):

 Flying Capacitor Pin for SW1. This 

pin must be connected to SW1 through a 0.1µF capacitor. 

This pin is used to generate the gate drive rail for power 

switch A.

PV

IN

 (Pin 14/Pin 17):

 Power Input for the Buck-Boost 

Converter. A 4.7µF or larger bypass capacitor should 

be connected between this pin and ground. The bypass 

capacitor should be located as close to the IC as possible 

and should via directly down to the ground plane. When 

powered through long leads or from a high ESR power 

source, a larger bulk input capacitor (typically 47µF to 

100µF) may be required.

SW1 (Pin 15/Pin 18):

 Buck-Boost Converter Power 

Switch Pin. This pin should be connected to one side of 

the buck-boost inductor.

Summary of Contents for LTC 3115-1

Page 1: ...C3115 1 is available in thermally enhanced 16 lead 4mm 5mm 0 75mm DFN and 20 lead TSSOP packages Efficiency vs VIN APPLICATIONS n n Wide VIN Range 2 7V to 40V n n Wide VOUT Range 2 7V to 40V n n 1A Ou...

Page 2: ...to 150 C LTC3115MP 1 55 C to 150 C Storage Temperature Range 65 C to 150 C Lead Temperature Soldering 10 sec FE 300 C 16 15 14 13 12 11 10 9 PGND 17 1 2 3 4 5 6 7 8 PWM SYNC SW1 PVIN BST1 BST2 PVCC V...

Page 3: ...ality and reliability requirements of automotive applications These models are designated with a W suffix Only the automotive grade products shown are available for use in automotive applications Cont...

Page 4: ...ange The LTC3115H 1 specifications are guaranteed over the 40 C to 150 C operating junction temperature range The LTC3115MP 1 specifications are guaranteed over the 55 C to 150 C operating junction te...

Page 5: ...CIENCY 80 100 0 10 1 31151 G01 40 50 70 90 30 20 VIN 3 6V VIN 5V VIN 12V VIN 24V VIN 36V LOAD CURRENT A 0 01 70 EFFICIENCY 80 90 100 0 1 1 31151 G02 60 50 40 30 VIN 5V VIN 12V VIN 24V VIN 36V LOAD CUR...

Page 6: ...0 100 31151 G08 60 65 75 85 55 50 VIN 5V VIN 12V VIN 24V VIN 36V LOAD CURRENT mA 0 1 70 EFFICIENCY 80 90 1 10 100 31151 G09 60 65 75 85 55 50 VIN 12V VIN 18V VIN 24V VIN 36V INPUT VOLTAGE V 2 0 INPUT...

Page 7: ...OM V IN 20V 0 4 0 2 0 1 0 0 5 0 2 10 20 31151 G19 0 3 0 3 0 4 0 1 30 40 TEMPERATURE C 50 1 0 CHANGE FROM 25 C 0 8 0 4 0 2 0 1 0 0 4 0 50 31151 G20 0 6 0 6 0 8 0 2 100 150 INPUT VOLTAGE V 0 1 0 CHANGE...

Page 8: ...V IVCC 20mA TEMPERATURE C 50 1 0 CHANGE FROM 25 C 0 8 0 4 0 2 0 1 0 0 4 0 50 31151 G24 0 6 0 6 0 8 0 2 100 150 TEMPERATURE C 50 CHANGE FROM 25 C 0 0 5 1 0 150 31151 G25 0 5 1 0 2 0 0 50 100 1 5 2 0 1...

Page 9: ...TIME ns 80 100 120 140 180 3 3 5 4 4 5 31151 G36 5 5 5 160 fSW 300kHz fSW 1MHz fSW 2MHz SWITCHING FREQUENCY kHz 0 140 160 200 1500 31151 G37 120 100 500 1000 2000 80 60 180 MINIMUM LOW TIME ns VCC 2 7...

Page 10: ...DIV VOUT 200mV DIV LOAD CURRENT 1A DIV FRONT PAGE APPLICATION 200 s DIV 31151 G40 INDUCTOR CURRENT 2A DIV VOUT 50mV DIV L 15 H COUT 22 F ILOAD 25mA 20 s DIV 31151 G41 INDUCTOR CURRENT 0 5A DIV VOUT 5...

Page 11: ...to minimize stray coupling to the switch pin traces RT Pin 8 Pin 9 Oscillator Frequency Programming Pin A resistor placed between this pin and ground sets the switching frequency of the buck boost con...

Page 12: ...1 20 Exposed Pad Pin 21 Power Ground Connections These pins should be connected to the power ground in the applica tion The exposed pad is the power ground connection It must be soldered to the PCB an...

Page 13: ...l PWM MODE OPERATION With the PWM SYNC pin forced high or driven by an exter nal clock the LTC3115 1 operates in a fixed frequency pulse width modulation PWM mode using a voltage mode control loop Thi...

Page 14: ...oop gain by the reciprocal of the input voltage in order to minimize loop gain variation over changes in the input voltage This simplifies design of the compensation network and optimizes the transien...

Page 15: ...hing frequen cies especially above 750kHz will reduce the maximum output current that can be supplied see the Typical Performance Characteristics for details Burst Mode OPERATION When the PWM SYNC pin...

Page 16: ...on the VCC regulator is principally generated by the gate driver supply currents which are proportional to operating frequency and generally increase with larger input and output voltages As a result...

Page 17: ...n in many applications the VCC regulator is operated with large input to output voltage differentials resulting in significant levels of power dis sipation in its pass element which can add significan...

Page 18: ...educing the peak current to be closer to the average output current and therefore minimize resistive losses due to high RMS currents However a larger induc tor value within any given inductor family w...

Page 19: ...sults from the output current being dis continuous They provide a good approximation to the ripple at any significant load current but underestimate the output voltage ripple at very light loads where...

Page 20: ...switching con verter applications due to their small size low ESR and low leakage currents However many ceramic capacitors designed for power applications experience significant loss in capacitance fr...

Page 21: ...the amount of hysteresis can be increased further through the addition of an additional resistor RH as shown in Figure 5 When using the additional RH resistor the rising RUN pin threshold remains as g...

Page 22: ...of the power stage As a result the buck mode gain is well approximated by a constant as given by the following equation GBUCK 29 7 R R RS 29 7 29 5dB The buck mode transfer function has a single zero...

Page 23: ...charac terized by a pair of resonant poles and a zero generated by the ESR of the output capacitor as in buck mode However in addition there is a right half plane zero which generates increasing gain...

Page 24: ...70 Figure 7 Buck Boost Converter Bode Plot Figure 8 Error Amplifier with Type I Compensation Figure 9 Error Amplifier with Type III Compensation For charging or other applications that do not require...

Page 25: ...ier which can push out the loop crossover to a higher frequency The Q of the power stage can have a significant influence on the design of the compensation network because it deter mines how rapidly t...

Page 26: ...ompensation network is to determine the target crossover frequency for the compensated loop A reasonable starting point is to assume that the compensation network will generate a peak phase boost of a...

Page 27: ...error amplifier at the point of maximum phase gain is given by GCENTER 10log 2 fP 2 fZ 3 RTOPCFB 2 dB At this point in the design process there are three con straints that have been established for t...

Page 28: ...e expressions for the pole and zero frequencies given in the previous section Setting the frequency of the first zero fZERO1 to 3 43kHz results in the following value for RFB RFB 1 2 3nF 3 43kHz 15 4k...

Page 29: ...0 GAIN 120 180 100 1k 10k 100k 31151 F14 1M PHASE In addition to setting the output voltage the value of RTOP is instrumental in controlling the dynamics of the compensation network When changing the...

Page 30: ...reas This minimizes EMI and reduces inductive drops 4 Connections to all of the components shown in bold should be made as wide as possible to reduce the series resistance This will improve efficiency...

Page 31: ...O INNER LAYER WHERE SHOWN INNER PCB LAYER ROUTES VIN UNINTERRUPTED GROUND PLANE SHOULD EXIST UNDER ALL COMPONENTS SHOWN IN BOLD AND UNDER TRACES CONNECTING TO THOSE COMPONENTS 14 PVIN 13 BST1 CBST1 CB...

Page 32: ...AYER WHERE SHOWN INNER PCB LAYER ROUTES VIN UNINTERRUPTED GROUND PLANE SHOULD EXIST UNDER ALL COMPONENTS SHOWN IN BOLD AND UNDER TRACES CONNECTING TO THOSE COMPONENTS 17 PVIN 16 BST1 CBST1 CBST2 15 BS...

Page 33: ...IC MA785 L1 COILCRAFT MSS1260 31151 TA02a RT 121k RFF 249k RFB 93 1k CFB 3300pF PWM Mode Efficiency vs Load Current VOUT Transient for a 0A to 2A Load Step VIN 24V VOUT Transient for a 0A to 1A Load S...

Page 34: ...PGND LTC3115 1 L1 15 H CBST1 0 1 F CBST2 0 1 F 10V TO 40V UVLO PROGRAMMED TO 10V 1 3V HYSTERESIS CFF 22pF C1 4 7 F 24V 500mA CIN 10 F CO 10 F RTOP 1M RBOT 43 2k L1 W RTH 744 066 150 31151 TA03a RT 35...

Page 35: ...10 F CO 22 F RTOP 1M RBOT 90 9k CIN MURATA GRM55DR61H106K CO TDK CKG57NX5R1H226M L1 W RTH 744065100 31151 TA04a RT 35 7k RFF 10k RFB 40 2k CFB 820pF R1 2M R2 255k ENABLED WHEN VIN REACHES 10 6V DISAB...

Page 36: ...0 1 F 20V TO 40V OPEN DRAIN OUTPUT CFF 47pF C1 4 7 F 24V 1 5A CIN 10 F CO 82 F 1 F RTOP 1M RBOT 43 2k RT 47 5k CO OS CON 35SVPF82M L1 TOKO 892NBS 220M OPTIONAL INSTALL IN APPLICATIONS SUBJECT TO OUTP...

Page 37: ...0 H D4 D3 D2 D1 CBST1 0 1 F CBST2 0 1 F USB 4 1V TO 5 5V FireWire 8V TO 36V AUTOMOTIVE 3 6V TO 40V WALL ADAPTER 4V TO 40V CFF 47pF C1 4 7 F 5V 750mA CO 47 F 2 RTOP 1M RBOT 249k CIN MURATA GRM55DR61H10...

Page 38: ...H CBST1 0 1 F CBST2 0 1 F 6V TO 40V CFF 33pF 12V AT 500mA 1A VIN 10V C1 4 7 F CI 4 7 F CO 10 F RTOP 1M RBOT 90 9k CO MURATA GRM55DR61H106K L1 W RTH 7447789004 31151 TA07a RT 23 7k RFF 15k RFB 15k CFB...

Page 39: ...NY SIDE 5 EXPOSED PAD SHALL BE SOLDER PLATED 6 SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION ON THE TOP AND BOTTOM OF PACKAGE 0 40 0 10 BOTTOM VIEW EXPOSED PAD 2 44 0 10 2 SIDES 0 75 0 05 R 0 115...

Page 40: ...74 108 0 45 0 05 0 65 BSC 4 50 0 10 6 60 0 10 1 05 0 10 6 07 239 6 07 239 4 95 195 MILLIMETERS INCHES DIMENSIONS DO NOT INCLUDE MOLD FLASH MOLD FLASH SHALL NOT EXCEED 0 150mm 006 PER SIDE NOTE 1 CONT...

Page 41: ...implication or otherwise under any patent or patent rights of Analog Devices REVISION HISTORY REV DATE DESCRIPTION PAGE NUMBER A 4 13 Clarified Efficiency graph Clarified Absolute Maximum Rating table...

Page 42: ...nous Buck Boost DC DC Converter VIN 2 7V to 15V VOUT 2 5V to 14V IQ 40 A ISD 1 A DFN and TSSOP Packages LTC3113 3A IOUT 2MHz Synchronous Buck Boost DC DC Converter VIN 1 8V to 5 5V VOUT 1 8V to 5 25V...

Reviews: