Keithley 6482, Reference Manual

Page: 166 / 350

6482-901-01 Rev. A / August 2012 Return to Section Topics 13-3
Model 6482 Dual-Channel Picoammeter / Voltage Source Reference Manual Section 13: Status Structure
Figure 13-1
Model 6482 status register structure
Clearing registers and queues
When the Model 6482 is turned on, the bits of all registers in the status structure are cleared (reset
to 0), and the two queues are empty. Commands to reset the event and event enable registers,
and the error queue are listed in
Table 13-1 . In addition to these commands, any enable register
can be reset by sending a parameter value of zero (0) with the individual command to program the
register.
3
5
6
9
10
11
12
13
14
15
3
5
6
9
10
12
13
14
15
3
5
6
9
10
12
13
14
15
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
Logical
OR
7
8
12
13
15
7
8
12
13
15
7
8
12
13
15
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
Logical
OR
EAV EAV
QSB
MAV
MAV
ESB
RQS/MSS
OSB
1
QSB
ESB
6
OSB
&
&
&
&
&
&
&
Logical
OR
*STB?
*SRE
*SRE?
Master Summary Status (MSS)
MSB = Measurement summary bit
EAV = Error available
QSB = Questionable summary bit
MAV = Message available
ESB = Event summary bit
RQS/MSS = Request for service/Master summary status
OSB = Operation summary bit
Error Queue
Output Queue
1
14 14
OPC
QYE
DDE
EXE
CME
URQ
8
9
12
13
15
Register
8
9
12
13
15
Register
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
Logical
OR
(Always Zero)
Device Specific Error
Execution Error
User Request
OPC
QYE
DDE
EXE
CME
URQ
*ESR?
*ESE?
MSB MSB
15
Event
Register
Event
Enable
Register
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
Logical
OR
Condition
Register
1 1
2 2 2
9 9 9
1 1 1
4
4
4
0
1
2
0
1
2
0
1
2
ROF
Buffer Full
10 10
*ESE
Status
Enable
Standard
Standard
Event
BFL
LP
L3
L2
L1
4 4 4
Arm Arm Arm
Idle Idle Idle Idle
Cal Cal Cal
7
7
7
Status
Event
Swp Swp Swp Sweeping
Measurement Measurement
Measurement
L4
LFH
OE
12
Src 1 Compliance
11 11
11 11
11 11 11
10
S1C
Src 2 Compliance S2C
Note : RQS bit is in serial poll byte,
MSS bit is in *STB? response.
Limit 1 Summary
Limit 2 Summary
Limit 3 Summary
Limit 4 Summary
Limit Fail High
Limits Pass
Reading Available RAV
Reading Overflow
Buffer Available BAV
15
ROF
BFL
LP
L3
L2
L1
L4
LFH
OE
12
10
S1C
S2C
RAV
BAV
15
ROF
BFL
LP
L3
L2
L1
L4
LFH
OE
12
10
S1C
S2C
RAV
BAV
Output Enable
(Always Zero)
Calibrating
Waiting for Trigger
Waiting for Arm
Trig Trig Trig
Operation Complete
Query Error
Command Error
Power On PON
PON
Command Warning
(Always Zero)
Warn Warn Warn
Questionable
Condition
Register
Questionable
Event
Register
Questionable
Event
Enable
Register
Operation
Condition
Register
Operation
Event
Register
Operation
Event
Enable
Register
Status
Byte
Register
Service
Request
Enable
Register
Calibration Summary
Cal Cal Cal