Manual Number: 40110-005-2
Page 88
Code
Description
23
Reading 8042 input port and disabling MEGAKEY Green PC feature next. Making
BIOS code segment writable and performing any necessary configuration before
initializing the interrupt vectors.
24
Configuration required before interrupt vector initialization complete. Interrupt
vector initialization about to begin.
25
Interrupt vector initialization done. Clearing password if POST diagnostic switch
is on.
27
Any initialization before setting video mode to be done next.
28
Initialization before setting video mode is complete. Configuring monochrome
mode and color mode settings next.
2A
Bus initialization (system, static, output devices) to be done next, if present. (See
end of Port 80H Codes for details of different buses.)
2B
Passing control to video ROM to perform any required configuration before video
ROM test
2C
All necessary processing before passing control to video ROM is done. Looking for
video ROM next and passing control to it.
2D
Video ROM has returned control to BIOS POST. Performing any required
processing after video ROM had control.
2E
Completed post-video ROM test processing. If EGA/VGA controller not found,
performing display memory read/write test next.
2F
EGA/VGA controller not found. Display memory read/write test about to begin.
30
Display memory read/write test passed. Looking for retrace checking next.
31
Display memory read/write test or retrace checking failed. Performing alternate
display memory read/write test next.
32
Alternate display memory read/write test passed. Looking for alternate display
retrace checking next.
34
Video display checking over. Setting display mode next.
37
Display mode set. Displaying power-on message next.
38
Initializing bus (input, IPL, general devices) next, if present. (See end of Port 80H
Codes for details of different buses.)
39
Displaying bus initialization error messages. (See end of Port 80H Codes for details
of different buses.)
3A
New cursor position read and saved. Displaying “Hit <DEL>” message next
3B
“Hit <DEL>” message displayed. Protected mode memory test about to start.
40
Preparing descriptor tables next.
42
Descriptor tables prepared. Entering protected mode for memory test next.
43
Entered protected mode. Enabling interrupts for diagnostics mode next.
44
Interrupts enabled (if diagnostics switch is on). Initializing data to check memory
wraparound at 0:0 next
45
Data initialized. Checking for memory wraparound at 0:0 and finding total system
memory size next.
46
Memory wraparound test done. Memory size calculation done. Writing patterns to
test memory next.
47
Memory pattern written to extended memory. Writing patterns to base 640KB
memory next.
Summary of Contents for SB686P Series
Page 2: ...Page ii...
Page 14: ...Manual Number 40110 005 2 Page 4...
Page 27: ...Manual Number 40110 005 2 Page 17 ISA Bus Pin Numbering...
Page 37: ...Manual Number 40110 005 2 Page 27 PCI Local Bus Pin Numbering...
Page 56: ...Manual Number 40110 005 2 Page 46 This page intentionally left blank...
Page 80: ...Manual Number 40110 005 2 Page 70 This page intentionally left blank...
Page 122: ......
Page 124: ......
Page 126: ......