![background image](http://html1.mh-extra.com/html/ics/sb686p-series/sb686p-series_product-manual_4477833076.webp)
Manual Number: 40110-005-2
Page 66
The Setup screen displays the system option:
Fixed Memory Hole
Disabled
Available options are:
Disabled
512KB-640KB
15MB-16MB
CPU To IDE Posting
This option is used to enable posted messages from the CPU to the IDE controller.
The Setup screen displays the system option:
CPU To IDE Posting
Enabled
Available options are:
Disabled
Enabled
USWC Write Posting
When set to Enabled , this option indicates that your system is using USWC memory which is
shared by both video memory and system memory.
The Setup screen displays the system option:
USWC Write Posting
Disabled
Available options are:
Disabled
Enabled
CPU To PCI Posting
This option is used to enable posted messages from the CPU to the PCI Bus.
The Setup screen displays the system option:
CPU To PCI Posting
Enabled
Available options are:
Disabled
Enabled
Summary of Contents for SB686P Series
Page 2: ...Page ii...
Page 14: ...Manual Number 40110 005 2 Page 4...
Page 27: ...Manual Number 40110 005 2 Page 17 ISA Bus Pin Numbering...
Page 37: ...Manual Number 40110 005 2 Page 27 PCI Local Bus Pin Numbering...
Page 56: ...Manual Number 40110 005 2 Page 46 This page intentionally left blank...
Page 80: ...Manual Number 40110 005 2 Page 70 This page intentionally left blank...
Page 122: ......
Page 124: ......
Page 126: ......