Service Guide
A-4
BUMP, Remote, and Special Asynchronous Lines Test
These tests are meant to check the Asynchronous lines of the Standard I/O and the
Asynchronous Lines controller in the Super I/O. These tests contain sub-tests, which are
described as follows. Each sub-test saves and restores the line parameters. When an error
is detected, it is reported to the operator with a suitable error message.
Internal Registers TestThis test is performed at Power On and does Read / Write operation
of approved values, in the Asynchronous lines register of the Super
I/O. The following registers are checked:
1. LCR
2. SCR
3. DLL
4. DLM
5. IER
6. MCR.
Buffers Exchange Test
This test sends two ASCII characters in the following four
configurations and checks the received characters. This test is in
internal loop back mode and is performed at Power On. The
following eight configurations are used:
1. 38400 bds 8 bits 2 stop Even parity
2. 19200 bds 8 bits 2 stop Even parity
3. 9600 bds 8 bits 2 stop Even parity
4. 4800 bds 8 bits 2 stop Even parity
5. 1200 bds 8 bits 2 stop Even parity
6. 300 bds 8 bits 2 stop Even parity
7. 150 bds 8 bits 2 stop Even parity
8. 75 bds 8 bits 2 stop Even parity.
Junction Signals Test This test is also conducted in internal loop back mode and is
performed at Power On. The following loop backs are used:
1. RTS –> CTS
2. DTR –> DSR
3. OUT1 –> R1
4. OUT2 –> DCD.
Flash EPROM Test
This test checks the content of the Flash EPROM. It contains one sub-test:
Check-Sum Test
In this test Flash EPROM is divided into different areas and Area
CRC is calculated. Then the Registered CRC is read and compared
with the calculated CRC.
Summary of Contents for 7012 G Series
Page 1: ...7012 G Series Service Guide...
Page 6: ...vi Service Guide...
Page 10: ...x Service Guide...
Page 98: ...3 1520 8 Service Guide...
Page 183: ...7 2 Service Guide Covers and Chassis 4 8 9 2 3 1 18 7 14 15 12 13 10 11 16 17 5 6...
