AN201
Rev 1.5 | 41/91
www.cmostek.com
4.1.9 TMR2 (Addr:0x11)
Table 41. TMR2 Register
Name
Bit7
Bit6
Bit5
Bit4
Bit3
Bit2
Bit1
Bit0
TMR2
TMR2<7:0>
Reset
0000 0000
Type
RW
4.1.10 T2CON (Addr:0x12)
Table 42. T2CON Register
Name
Bit7
Bit6
Bit5
Bit4
Bit3
Bit2
Bit1
Bit0
T2CON
-
TOUTPS<3:0>
TMR2ON
T2CKPS<1:0>
Reset
-
0000
0
00
Type
-
RW
RW
RW
Table 43. T2CON Bit Function Description
Bit
Name
Function
7
-
Reserved-bit, read as 0.
6:3
TOUTPS<3:0>
Timer 2 output dividing ratio selection bits.
0000 = 1:1 post dividing ratio
0001 = 1:2 post dividing ratio
0010 = 1:3 post dividing ratio
0011 = 1:4 post dividing ratio
0100 = 1:5 post dividing ratio
0101 = 1:6 post dividing ratio
0110 = 1:7 post dividing ratio
0111 = 1:8 post dividing ratio
1000 = 1:9 post dividing ratio
1001 = 1:10 post dividing ratio
1010 = 1:11 post dividing ratio
1011 = 1:12 post dividing ratio
1100 = 1:13 post dividing ratio
1101 = 1:14 post dividing ratio
1110 = 1:15 post dividing ratio
1111 = 1:16 post dividing ratio
2
TMR2ON
Timer 2 on/off.
1 = Timer 2 is on
0 = Timer 2 is off
1:0
T2CKPS<1:0>
Timer 2 driving clock dividing ratio selection bits.
00 = 1:1 dividing ratio. 01 = 1:4 dividing ratio. 1x = 1:16 dividing ratio.