
[AKD4671-B]
<KM089001>
2008
/
03
-
12
-
(3-1-2) Evaluation of Loop-back using AK4114
J12 (EXT) is used. Nothing should be connected to PORT1 (DIR), PORT2 (DIT) and PORT4 (DSP).
X’tal oscillator should be removed from X2.
The jumper pins should be set as the following.
When a termination (51
Ω
) is unnecessary, please set JP39 (EXT) open.
(3-1-3) All interface signals including master clock are fed externally
PORT4 (DSP) is used. Nothing should be connected to PORT1 (DIR) and PORT2 (DIT).
The jumper pins should be set as the following.
JP36
MCLK
JP33
BICK_SEL
4040
DIR
DIR
EXT
JP38
LRCK_SEL
4040
DIR
JP39
EXT
JP46
4114_MCKI
JP35
PHASE
INV
THR
JP51
SDTI_SEL
ADC
DIR
JP7
MCKO
JP48
M/S
Slave
Master
JP36
MCLK
JP33
BICK_SEL
4040
DIR
DIR
EXT
JP38
LRCK_SEL
4040
DIR
JP39
EXT
JP46
4114_MCKI
JP35
PHASE
INV
THR
JP51
SDTI_SEL
ADC
DIR
JP48
M/S
Slave
Master