
[AKD4671-B]
<KM089001>
2008
/
03
-
10
-
(2-3) Evaluation of Loop-back using AK4114
X’tal (X2) is used. Nothing should be connected to PORT1 (DIR), PORT2 (DIT) and PORT4 (DSP).
The jumper pins should be set as the following.
(2-4) All interface signals including master clock are fed externally
PORT4 (DSP) is used. Nothing should be connected to PORT1 (DIR) and PORT2 (DIT).
The jumper pins should be set as the following.
JP36
MCLK
DIR
EXT
JP35
PHASE
INV
THR
JP38
LRCK_SEL
4040
DIR
JP51
SDTI_SEL
ADC
DIR
JP33
BICK_SEL
4040
DIR
JP36
MCLK
JP33
BICK_SEL
4040
DIR
DIR
EXT
JP38
LRCK_SEL
4040
DIR
JP51
SDTI_SEL
ADC
DIR
JP48
M/S
Slave
Master