![VXI Technology VM1548C Скачать руководство пользователя страница 29](http://html1.mh-extra.com/html/vxi-technology/vm1548c/vm1548c_user-manual_1057882029.webp)
www.vxitech.com
VM1548C Programming
29
VMIP
Bus
Timing
and
Control
Direction
Control
Output
Data
Buffer
I/O
Word
Buffer
Port
Decoder
OR
Read /
Write
Data
Buffer
WRITE
CLKOUT <port>
PORT2*
PORT1*
Write
Clock
Enable
33K
200K
I/O from
front panel
120
22
47K
100pF
CLK from
front panel
VCC
22
Control Lines
WRITE*
DOE*
D8-D15
Address 0,1,2
Data Bus
Data Bus
WRITE
Data Bus
CLKOUTENA
IN*/OUT <port>
OUTENA
CLKOUT <port>
D8-D15
PORTENA*
ISENSE
F
IGURE
3-1:
O
UTPUT
B
LOCK
D
IAGRAM
OUTP:CLOC:ENAB 0 0
and
OUTP:CLOC:ENAB 1 0
commands inform the timing and
control circuitry that the front panel clock lines are used as inputs. This allows the UUT to furnish
the clock source when ready to receive data.
The
OUTP:REG:SOUR 0 EXT
and the
OUTP:REG:SOUR 1 EXT
commands select the
external clock input as the trigger method to output data to the UUT. When these commands are
received the VM1548C timing and control circuitry will generate the PORTENA* signal to the
port decoder. The port decoder then clocks the write clock enable latch selecting the
CLKOUTENA. The CLKOUTENA signals are applied to the I/O data and word buffers enabling
the output clock line. The
SOUR:DATA:ENAB 0 1
and
SOUR:DATA 0 48
command enables
port 0 for a write and latches the data into the I/O word buffer respectively.
Содержание VM1548C
Страница 2: ...2...
Страница 5: ...www vxitech com VM1548C Preface 5 Clock Enable 102 Latch Data 103 Read Data 104 INDEX 105...
Страница 16: ...VXI Technology Inc 16 VM1548C Introduction...
Страница 44: ...VXI Technology Inc 44 VM1548C Programming...
Страница 96: ...VXI Technology Inc 96 VM1548C Command Dictionary...