Toshiba TLCS-870/C Series, Руководство пользователя

Страница: 152 / 205

Page 137
TMP86PM29BUG
SIOCR1<SIOS> is cleared, the operation will end after all bits of words are transmitted.
That the transmission has ended can be determined from the status of SIOSR<SIOF> because SIOSR<SIOF>
is cleared to “0” when a transfer is completed.
When SIOCR1<SIOINH> is set, the transmission is immediately ended and SIOSR<SIOF> is cleared to
“0”.
When an external clock is used, it is also necessary to clear SIOCR1<SIOS> to “0” before shifting the next
data; If SIOCR1<SIOS> is not cleared before shift out, dummy data will be transmitted and the operation will
end.
If it is necessary to change the number of words, SIOCR1<SIOS> should be cleared to “0”, then
SIOCR2<BUF> must be rewritten after confirming that SIOSR<SIOF> has been cleared to “0”.
Figure 12-7 Transfer Mode (Example: 8bit, 1word transfer, Internal clock)
Figure 12-8 Transfer Mode (Example: 8bit, 1word transfer, External clock)
a
1
a
2
a
3
a
4
a
5
a
6
a
7
b
0
b
1
b
2
b
3
b
4
b
5
b
6
b
7
a
0
DBR b a
Clear SIOS
Write
(a)
Write
(b)
SCK pin
(Output)
SO pin
INTSIO interrupt
SIOCR1<SIOS>
SIOSR<SIOF> SIOSR<SIOF>
SIOSR<SEF>
a
1
a
2
a
3
a
4
a
5
a
6
a
7
b
0
b
1
b
2
b
3
b
4
b
5
b
6
b
7
a
0
DBR
b a
Clear SIOS
Write
(a)
Write
(b)
SCK pin
(Input)
SO pin
INTSIO interrupt
SIOCR1<SIOS>
SIOSR<SIOF>
SIOSR<SEF>