Chapter 3
Board Setup
3.1
Connecting the USB Interface
Connect the USB Type A to Micro-B cable between the USB-JTAG port (J10) of the Arty and
the host machine. This provides UART console access to the Core IP FPGA Eval Kit as well
as a 5V power source for the board. This is also the interface by which the FPGA fabric will be
programmed.
3.2
Connecting the Debugger
The debugger is essential for downloading and debugging code with your SDK. The software will
be downloaded to SPI Flash, so it will be retained. Without the debugger you can only flash
the FPGA image and run the included demo program, you cannot change the software which
executes.
Connect the Olimex ARM-USB-TINY-H with the USB Type A to B cable to the host machine. Then
connect the Olimex ARM-USB-TINY-H debugger to PMOD header JD using the 10 jumper cables.
The pinout is as shown in Figure
3.1
. Note that the Olimex ARM-USB-TINY-H and the PMOD
header on the Arty Board have different numbering schemes. Figures
3.2
and
3.3
clarify the
different pinouts for the two connectors.
Figure
3.4
shows what the board looks like with all the debug connections in place.
Note:
It is important to connect to PMOD header JD (not JA, JB, or JC). JD was selected over the
other PMOD headers to avoid damage to the Arty board in the event of mismatched connections.
5
Содержание E2* Core IP Series
Страница 1: ...SiFive Core IP FPGA Eval Kit User Guide v3p0 SiFive Inc ...
Страница 2: ...2 SiFive Core IP FPGA Eval Kit User Guide v3p0 ...
Страница 4: ...ii SiFive Core IP FPGA Eval Kit User Guide v3p0 ...
Страница 8: ...vi SiFive Core IP FPGA Eval Kit User Guide v3p0 ...
Страница 10: ...2 SiFive Core IP FPGA Eval Kit User Guide v3p0 ...
Страница 16: ...8 SiFive Core IP FPGA Eval Kit User Guide v3p0 ...
Страница 28: ...20 SiFive Core IP FPGA Eval Kit User Guide v3p0 ...
Страница 30: ...22 SiFive Core IP FPGA Eval Kit User Guide v3p0 Figure 7 1 E2 Core IP FPGA Eval Kit Block Diagram ...
Страница 34: ...26 SiFive Core IP FPGA Eval Kit User Guide v3p0 Figure 8 1 E3 S5 Core IP FPGA Eval Kit Block Diagram ...
Страница 38: ...30 SiFive Core IP FPGA Eval Kit User Guide v3p0 Figure 9 1 E7 S7 Core IP FPGA Eval Kit Block Diagram ...
