Copyright © 2016-2019, SiFive Inc. All rights reserved.
17
6.4
Freedom E SDK Arty BSP
The Freedom Metal Compatibility Library layer uses, the board support package files, to provide
the hardware abstraction layer. These bsp files can be found under the bsp folder in Freedom-E-
SDK and are encapsulated entirely within each target directory. The supported targets are:
SiFive Freedom E310 Arty
• freedom-e310-arty
SiFive CoreIP Arty FPGA Evaluation targets
• coreip-eXX-arty
• coreip-sXX-arty
For example, the board support files may consist of the following:
***design.dts***
The DeviceTree description of the target. This file is used to parameterize the Freedom Metal
library to the target device. It is included as reference so that users of Freedom Metal are aware
of what features and peripherals are available on the target.
***metal.h***
The Freedom Metal machine header which is used internally to Freedom Metal to instantiate
structures to support the target device.
***metal.lds***
The linker script for the target device.
openocd.cfg (for development board and FPGA targets)
Used to configure OpenOCD for flashing and debugging the target device.
***settings.mk***
Used to set march and mabi arguments to the RISC-V GNU Toolchain.
6.5
Example Programs
Some example programs can be found under software:
***hello***
Содержание E2* Core IP Series
Страница 1: ...SiFive Core IP FPGA Eval Kit User Guide v3p0 SiFive Inc ...
Страница 2: ...2 SiFive Core IP FPGA Eval Kit User Guide v3p0 ...
Страница 4: ...ii SiFive Core IP FPGA Eval Kit User Guide v3p0 ...
Страница 8: ...vi SiFive Core IP FPGA Eval Kit User Guide v3p0 ...
Страница 10: ...2 SiFive Core IP FPGA Eval Kit User Guide v3p0 ...
Страница 16: ...8 SiFive Core IP FPGA Eval Kit User Guide v3p0 ...
Страница 28: ...20 SiFive Core IP FPGA Eval Kit User Guide v3p0 ...
Страница 30: ...22 SiFive Core IP FPGA Eval Kit User Guide v3p0 Figure 7 1 E2 Core IP FPGA Eval Kit Block Diagram ...
Страница 34: ...26 SiFive Core IP FPGA Eval Kit User Guide v3p0 Figure 8 1 E3 S5 Core IP FPGA Eval Kit Block Diagram ...
Страница 38: ...30 SiFive Core IP FPGA Eval Kit User Guide v3p0 Figure 9 1 E7 S7 Core IP FPGA Eval Kit Block Diagram ...
