18
SiFive Core IP FPGA Eval Kit User Guide v3p0
Prints ”Hello, World!” to stdout, if a serial device is present on the target.
***return-pass***
Returns status code 0 indicating program success.
***return-fail***
Returns status code 1 indicating program failure.
***example-itim****
Demonstrates how to statically link application code into the Instruction Tightly Integrated Memory
(ITIM) if an ITIM is present on the target.
***software-interrupt***
Demonstrates how to register a handler for and trigger a software interrupt
***timer-interrupt***
Demonstrates how to register a handler for and trigger a timer interrupt
***local-interrupt***
Demonstrates how to register a handler for and trigger a local interrupt
***example-pmp***
Demonstrates how to configure a Physical Memory Protection (PMP) region
6.6
Using the Freedom E SDK
6.6.1
Building an Example
To compile a bare-metal RISC-V program:
make BSP=metal PROGRAM=timer-interrupt TARGET=coreip-s51-arty software
The square brackets in the above command indicate optional parameters for the Make invocation.
6.6.2
Uploading to the Target Board
make BSP=metal [PROGRAM=hello] [TARGET=coreip-s51-arty] upload
Содержание E2* Core IP Series
Страница 1: ...SiFive Core IP FPGA Eval Kit User Guide v3p0 SiFive Inc ...
Страница 2: ...2 SiFive Core IP FPGA Eval Kit User Guide v3p0 ...
Страница 4: ...ii SiFive Core IP FPGA Eval Kit User Guide v3p0 ...
Страница 8: ...vi SiFive Core IP FPGA Eval Kit User Guide v3p0 ...
Страница 10: ...2 SiFive Core IP FPGA Eval Kit User Guide v3p0 ...
Страница 16: ...8 SiFive Core IP FPGA Eval Kit User Guide v3p0 ...
Страница 28: ...20 SiFive Core IP FPGA Eval Kit User Guide v3p0 ...
Страница 30: ...22 SiFive Core IP FPGA Eval Kit User Guide v3p0 Figure 7 1 E2 Core IP FPGA Eval Kit Block Diagram ...
Страница 34: ...26 SiFive Core IP FPGA Eval Kit User Guide v3p0 Figure 8 1 E3 S5 Core IP FPGA Eval Kit Block Diagram ...
Страница 38: ...30 SiFive Core IP FPGA Eval Kit User Guide v3p0 Figure 9 1 E7 S7 Core IP FPGA Eval Kit Block Diagram ...
