6
SiFive Core IP FPGA Eval Kit User Guide v3p0
Signal
Name
ARM-USB-
TINY-H Pin
Number
Suggested
Jumper
Color
Freedom
E310
Arty
Dev Kit JD Pin Number
VREF
1
red
12
VREF
2
brown
6 (“VCC”)
nTRST
3
orange
2
TDI
5
yellow
7
TMS
7
green
8
TCK
9
blue
3
TDO
13
purple
1
GND
14
black
5 (“GND”)
nRST
15
grey
9
GND
16
white
11
Figure 3.1:
Debugging Connections between Olimex ARM-USB-TINY-H and Arty Board’s PMOD header
JD
1 : VREF (red)
2 : VREF (brown)
3 : nTRST (orange)
4
5 : TDI (yellow)
6
7 : TMS (green)
8
NOTCH
9 : TCK (blue)
10
NOTCH
11
12
13 : TDO (purple)
14 : GND (black)
15 : nRST (grey)
16 : GND (white)
17
18
19
20
LED
Figure 3.2:
Debug Connections To the Olimex ARM-USB-TINY-H
square pad
1 : TDO (purple)
7 : TDI (yellow)
2 : nTRST (orange)
8 : TMS (green)
3 : TCK (blue)
9 : nRST (grey)
4
10
“GND”
5 : GND (black)
11 : GND (white)
“VCC”
6 : VREF (brown)
12 : VREF (red)
Figure 3.3:
Debug Connections to the Arty Board JD PMOD Header
Содержание E2* Core IP Series
Страница 1: ...SiFive Core IP FPGA Eval Kit User Guide v3p0 SiFive Inc ...
Страница 2: ...2 SiFive Core IP FPGA Eval Kit User Guide v3p0 ...
Страница 4: ...ii SiFive Core IP FPGA Eval Kit User Guide v3p0 ...
Страница 8: ...vi SiFive Core IP FPGA Eval Kit User Guide v3p0 ...
Страница 10: ...2 SiFive Core IP FPGA Eval Kit User Guide v3p0 ...
Страница 16: ...8 SiFive Core IP FPGA Eval Kit User Guide v3p0 ...
Страница 28: ...20 SiFive Core IP FPGA Eval Kit User Guide v3p0 ...
Страница 30: ...22 SiFive Core IP FPGA Eval Kit User Guide v3p0 Figure 7 1 E2 Core IP FPGA Eval Kit Block Diagram ...
Страница 34: ...26 SiFive Core IP FPGA Eval Kit User Guide v3p0 Figure 8 1 E3 S5 Core IP FPGA Eval Kit Block Diagram ...
Страница 38: ...30 SiFive Core IP FPGA Eval Kit User Guide v3p0 Figure 9 1 E7 S7 Core IP FPGA Eval Kit Block Diagram ...
