3.2.7 : VPX P6
VPX P6 is defined per VITA standard 46.9 which defines the signal mapping of XMC 2 (J26) differential
user IO pins to VPX P6 (X12d+X8d). This connector also includes the upper 4 single-ended signals and
differential pairs of each MiniPCIe custom connector plus the 5th Gigabit Ethernet port.
Pin
Row G
Row F
Row E
Row D
Row C
Row B
Row A
1
MP1_SE4
GND
XMC_2_A5
XMC_2_B5
GND
XMC_2_D5
XMC_2_E5
2
GND
XMC_2_A7
XMC_2_B7
GND
XMC_2_D7
XMC_2_E7
GND
3
MP1_SE5
GND
XMC_2_A9
XMC_2_B9
GND
XMC_2_D9
XMC_2_E9
4
GND
XMC_2_A15
XMC_2_B15
GND
XMC_2_D15
XMC_2_E15
GND
5
MP1_SE6
GND
XMC_2_A17
XMC_2_B17
GND
XMC_2_D17
XMC_2_E17
6
GND
XMC_2_A19
XMC_2_B19
GND
XMC_2_D19
XMC_2_E19
GND
7
MP1_SE7
GND
XMC_2_A1
XMC_2_B1
GND
XMC_2_D1
XMC_2_E1
8
GND
XMC_2_A3
XMC_2_B3
GND
XMC_2_D3
XMC_2_E3
GND
9
MP2_SE4
GND
XMC_2_A11
XMC_2_B11
GND
XMC_2_D11
XMC_2_E11
10
GND
XMC_2_A13
XMC_2_B13
GND
XMC_2_D13
XMC_2_E13
GND
11
MP2_SE5
GND
MP1_DX17-
M
GND
MP1_DX16-
M
12
GND
MP1_DX19-
M
GND
MP1_DX18-
M
GND
13
MP2_SE6
GND
MP2_DX17-
M
GND
MP2_DX16-
M
14
GND
MP2_DX19-
M
GND
MP2_DX18-
M
GND
15
MP2_SE7
GND
LP2_DB_M
LP2_DB_P
GND
LP2_DA_M
LP2_DA_P
16
GND
LP2_DD_M
LP2_DD_P
GND
LP2_DC_M
LP2_DC_P
GND
Table 8 : VPX P6 Signals
XMC_2
VITA 46.9 X12d+X8d differential IO direct routing from XMC 2 J26 to VPX P6.
MP1_DX
4x MiniPCIe socket 1 connector differential signals.
MP2_DX
4x MiniPCIe socket 2 connector differential signals.
LP2
1000BASE-T Gigabit Ethernet port connected to GbE switch port 2.
MP1_SE
4x MiniPCIe socket 1 connector single-ended signals.
MP2_SE
4x MiniPCIe socket 2 connector single-ended signals.
VP3500 User Manual • Document Number 101-3500-0001 • Revision A0
Property of Rigel Engineering, LLC. Confidential & Proprietary
690 Cone Park Court, Merritt Island, Florida 32952
page 38