Theory of Operation
Chapter 3
AT-MIO-64F-5 User Manual
3-2
© National Instruments Corporation
The following major components make up the AT-MIO-64F-5 board:
¥
PC I/O channel interface circuitry
¥
Analog input circuitry
¥
Data acquisition timing circuitry
¥
Analog output and timing circuitry
¥
DAC waveform generation and timing circuitry
¥
Digital I/O circuitry
¥
Timing I/O circuitry
¥
RTSI bus interface circuitry
The internal data and control buses interconnect the components. The theory of operation of
each of these components is explained in the remainder of this chapter.
PC I/O Channel Interface Circuitry
The AT-MIO-64F-5 board is a full-size 16-bit PC I/O channel adapter. The PC I/O channel
consists of a 24-bit address bus, a 16-bit data bus, a DMA arbitration bus, interrupt lines, and
several control and support signals. The components making up the AT-MIO-64F-5 PC I/O
channel interface circuitry are shown in Figure 3-2.
Содержание AT-MIO-64F-5
Страница 13: ......
Страница 16: ......
Страница 200: ......
Страница 201: ......
Страница 202: ......
Страница 203: ......
Страница 204: ......
Страница 205: ......
Страница 206: ......
Страница 207: ......
Страница 208: ......
Страница 209: ......
Страница 210: ......
Страница 211: ......
Страница 212: ......
Страница 213: ......
Страница 214: ......
Страница 215: ......
Страница 216: ......
Страница 217: ......
Страница 218: ......
Страница 219: ......
Страница 220: ......
Страница 221: ......
Страница 222: ......
Страница 223: ......
Страница 224: ......
Страница 225: ......
Страница 226: ......
Страница 227: ......
Страница 228: ......
Страница 229: ......
Страница 230: ......
Страница 231: ......
Страница 232: ......
Страница 233: ......
Страница 234: ......
Страница 235: ......
Страница 236: ......
Страница 237: ......
Страница 238: ......