Kontron KBox C-102 Series, Руководство пользователя

Страница: 96 / 144

KBox C-102 - User Guide, Rev. 1.0
www.kontron.com // 96
1.2.3.2. Chipset > PCH-IO Configuration
Figure 69: PCH-IO Configuration Menu Initial Screen
The following table shows the PCH-IO sub-screens and functions, and describes the content. Default settings are in
bold and some functions include additional information.
Table 10: Chipset Set > PCH-IO Configuration Sub-Screens and Functions
Function Second level Sub-Screen / Description
PCI Express
Configuration>
PCI Express
Clock Gating> PCI Express clock gating for each root port
[Enabled, Disabled]
Legacy IO Low
Latency> Enables low latency of legacy I/O as some systems require lower I/O
latency irrespective of power. This is a tradeoff between power and I/O
latency.
[Enabled, Disabled]
DMI Link ASPM
Control> Control of Active State Power Management on SA side of DMI link
[Enabled, Disabled]
PCIE Port
Assigned toLAN> Read Only file
This port is always 5.
[5]
Port8xh Decode> PCI express port 8xh decode
[Enabled, Disabled]
Peer Memory
Write Enable> Enables/disables peer memory write
[Enabled, Disabled]
Compliance Test
Mode> Enable when using compliance load board
[Enabled, Disabled]