REL1.0
Page 50 of 58
iWave Systems Technologies Pvt. Ltd.
Zynq-7000 SoC SODIMM Development Platform Hardware User Guide
2.7
Additional Features
2.7.1
JTAG Connector
A Standard Xilinx 14-pin JTAG Header is available in Zynq-7000 SoC SODIMM carrier board for debug purpose. JTAG
signals from SODIMM connector is directly connected to JTAG Header (J8) and same JTAG signals are also connected
to FMC connector. JTAG-HS2/ JTAG-HS3 programming cable can be plugged to this JTAG Header for programming
and debugging purpose. This JTAG Header (J8) is physically located at the top of the board as shown below.
Figure 10: JTAG Connector
Table 8: JTAG Header Pin Out
Pin
No
Signal Name
Signal Type/
Termination
Description
1
NC
-
Not Connected
2
VCC_3V3
O, 3.3V Power
3V3 Supply Voltage.
3
GND
Power
Ground
4
JTAG_TMS
I, 3V3 CMOS
JTAG test mode select.
5
GND
Power
Ground
6
JTAG_TCK
I, 3V3 CMOS
JTAG test Clock
7
GND
Power
Ground
8
JTAG_TDO
O, 3V3 CMOS
JTAG test data output.
9
GND
Power
Ground
10
JTAG_TDI
I, 3V3 CMOS
JTAG test data input
11
GND
Power
Ground
12
NC
-
Not Connected
13
GND
Power
Ground
14
JTAG_TRSTB
-
Not connected from Zynq SOM