REL1.0
Page 23 of 58
iWave Systems Technologies Pvt. Ltd.
Zynq-7000 SoC SODIMM Development Platform Hardware User Guide
Pin
No.
SODIMM Edge Connector
Pin Name
Signal Type/
Termination
Description
177
PL_IO_L3N_T0_DQS_AD1N
_35
IO, 3.3V LVCMOS
Bank35 User I/O Single ended pin.
This pin is connected to G31
st
pin of FMC
connector (J1).
178
PL_IO_L4N_T0_35
IO, 3.3V LVCMOS
Bank35 User I/O Single ended pin.
This pin is connected to D24
th
pin of FMC
connector (J1).
179
PL_IO_L5N_T0_AD9N_35
IO, 3.3V LVCMOS
Bank35 User I/O Single ended pin.
This pin is connected to H38
th
pin of FMC
connector (J1).
180
VIN_3V3
O, 3.3V Power
Supply Voltage.
181
PL_IO_L3P_T0_DQS_AD1P
_35
IO, 3.3V LVCMOS
Bank35 User I/O Single ended pin.
This pin is connected to G30
th
pin of FMC
connector (J1).
182
PMIC_CTL_GPIO3
IO, 3.3V LVCMOS
NC from SOM.
This pin is connected from 1
st
bit of SW2 DIP
switch.
183
VRTC_3V0
O, 3V Power
3V backup coin cell input for RTC.
184
PMIC_CTL_GPIO4
IO, 3.3V LVCMOS
NC from SOM.
This pin is connected from 2
nd
bit of SW2 DIP
switch.
185
GND
Power
Ground.
186
GND
Power
Ground.
187
PS_SRST_B_501
O, 3.3V CMOS
Active low reset button input.
This pin is connected from Reset push Button
(SW1).
188
NC
NA
NC.
189
PL_IO_L1N_T0_AD0N_35
IO, 3.3V LVCMOS
Bank35 User I/O Single ended pin.
This pin is connected to C27
th
pin of FMC
connector (J1).
190
PL_IO_L2N_T0_AD8N_35
IO, 3.3V LVCMOS
Bank35 User I/O Single ended pin.
This pin is connected from H32
nd
pin of FMC
connector (J1).
191
JTAG_TDO
I, 3.3V CMOS
JTAG Test Data Output.
This pin is connected from D30
th
pin of FMC
connector (J1) and 8
th
pin of JTAG connector (J8).
192
VIN_3V3
O, 3.3V Power
Supply Voltage.
193
NC
NA
NC.
194
NC
NA
Default NC.
Note: Optionally this pin is connected to carrier
board power enable circuit through resistor and
default not populated.
