82540EP/82541(PI/GI/EI) & 82562EZ(EX) Dual Footprint Design Guide
11
3.2
Designing with the 82562EZ(EX) Platform LAN Connect
Device
This section provides design guidelines specific to the PLC device.
3.2.1
82562EZ(EX) PLC Device LAN Disable Guidelines
Note:
ICHx Integrated LAN Controller resides on the ICHx VccSus3_3 and VccSus1_8 power wells
(typically referred to as “auxiliary” (“aux”) or “standby” supplies at the platform level).
The ICHx Integrated LAN’s RST# is the ICHx Resume-well input. It can be held low indefinitely
to keep the ICHx Integrated LAN Controller in a reset state. The LAN Reset (RST#) signal must
not be deasserted sooner than 10 ms after the Resume power supply reaches its nominal voltage.
This ensures that the ICHx Integrated LAN Controller is initialized.
illustrates a possible
solution for ICHx Integrated LAN disable.
Figure 3. 82562EZ(EX) LAN Disable Circuitry
Note:
The 100
Ω
resistors for the Test Mode signals are required for the Exclusive OR (XOR) Tree and
Isolate Mode.
3.2.2
Serial EEPROM for 82562EZ(EX) Implementations
Serial EEPROM for LAN implementations based on 82562EZ(EX) devices connects to the ICH5.
Depending upon the size of the EEPROM, the 82562EZ(EX) may or may not support legacy
manageability.
and
list the EEPROM map for the 82562EZ(EX) PLC device. For
details on the EEPROM, refer to the appropriate I/O Control Hub 2, 3,4,5, 6, or 7 EEPROM Map
and Programming Information.
470
Ω
3.3 Vstb
1K
MMBT3904
LAN_RST#
ICHx
RSMRST#
Sensor/
Supervisor
RST#
3.3 Vstb
1K
3.3 Vstb
Super IO
GP Port
or
ICHx GPIO
24, 25, 27, 28
or
µ
Controller
(mobile)
TESTEN
ISOL_TCK
ISOL_TI
ISOL_EXEC
100
Ω
100
Ω
100
Ω
100
Ω
Содержание 82562EX
Страница 42: ...82540EP 82541 PI GI EI 82562EZ EX Dual Footprint Design Guide 34 Note This page intentionally left blank...
Страница 44: ...82540EP 82541 PI GI EI 82562EZ EX Dual Footprint Design Guide 36 Note This page intentionally left blank...
Страница 68: ...82540EP 82541 PI GI EI 82562EZ EX Dual Footprint Design Guide 60 Note This page intentionally left blank...