background image

AP08056

Power Saving Features

Power Down of the Entire System (Power-Down Mode)

 

Application Note

13

V1.0, 2006-12

 

4

Power Down of the Entire System (Power-Down 
Mode)

Power-down of the entire system can be achieved by setting the device in power-down 
mode. In this mode, all functions of the microcontroller are stopped and only the contents 
of the FLASH, on-chip RAM, XRAM and the SFRs are maintained. The port pins hold the 
logical state they had when the power-down mode was activated. For the digital ports, 
the user should ensure that the ports are not left floating. Floating input port pins should 
enable pull-down or set as output. Output pins that are pulled-up should be set to high. 
For the analog Port 2, the user should disable the input driver of the port by setting the 
port direction to output.

In power-down mode, the clock is turned off. Hence, it cannot be awakened by an 
interrupt or by the WDT. It is awakened only when it receives an external wake-up signal 
or reset signal.

4.1

Entering Power-Down Mode

Software requests power-down mode by setting the bit PMCON0.PD (protected bit) to 1. 
Two NOP instructions must be inserted after the bit PMCON0.PD is set to 1. The device 
will not enter power-down mode immediately after executing the instruction to set 
PMCON0.PD and therefore the two NOPs is to ensure the first instruction (after two NOP 
instructions) is executed correctly after wake-up from power-down mode. 

If the external wake-up from power-down is used, software must select the EXINT0 pin, 
the RXD pin, or either of these two pins as the wake-up source by selecting the WS bit 
of the PMCON0 register. Exit from power-down mode can be achieved when a falling 
edge trigger is detected at the selected source(s). Bit MODPISEL.URRIS is used to 
select one of the two RXD inputs and bit MODPISEL.EXINT0IS is used to select one of 
the two EXINT0 inputs.

 

The wake-up with reset or without reset is selected by bit 

PMCON0.WKSEL. The wake-up source and wake-up type must be selected before the 
system enters the power-down mode.

In order for the program to resume its operation from where it was stopped after the 
reset, it is necessary to save the contents of the relevant registers to the stack including 
the current stack pointer. The example below shows how the power-down mode can be 
entered correctly with the port status stored to stack.

//... SP was initialized as 0x41
PORT_PAGE = 0x00;//Open port page 0 to access Px_DATA
_push_(P3_DATA);//Save port 3, current SP = 0x42.

//_push_() function is defined in intrins.h

Содержание XC800 Series

Страница 1: ...Application Note V1 0 Dec 2006 Microcontrollers XC800 Family Power Saving Features Achieving Low Power Requirements on Applications AP08056...

Страница 2: ...ATION GIVEN IN THIS APPLICATION NOTE Information For further information on technology delivery terms and conditions and prices please contact your nearest Infineon Technologies Office www infineon co...

Страница 3: ...Subjects major changes since last revision We Listen to Your Comments Any information within this document that you feel is wrong unclear or missing at all Your feedback will help us to continuously i...

Страница 4: ...with these measurements the users will have a better understanding of how the different power saving features can affect the power consumption of the devices and therefore apply the power saving feat...

Страница 5: ...a during idle mode The port pins hold the logical state they had at the time the idle mode was activated 2 1 Entering and Exiting Idle Mode Idle mode can be entered by setting the bit PCON IDLE PCON 0...

Страница 6: ...te PWM output upon every period match UART0 and UART1 to transmit data at 19 2 kBaud upon each UART interrupt SSC to transmit at 3 MBaud upon each SSC interrupt CORDIC to start computation in circular...

Страница 7: ...ple below shows a software example of a XC866 device entering slow down mode with system clock reduced by a factor of 32 SYSCON0 0xFE Access standard SFR region RMAP 0 SCU_PAGE 0x01 Open SCU page 1 CM...

Страница 8: ...are tabulated in Table 3 Table 4 Table 5 and Table 6 respectively From the tables it can be observed that the amount of current that can be saved in slow down mode reduces with the peripheral frequenc...

Страница 9: ...k System CLKREL Slow Down X Slow Down Idle Y Difference 2 X Y 2 Negative value indicates that slow down idle mode current slow down mode current 26 800 0000B 15 50 11 87 3 63 6 700 0010B 7 12 6 41 0 7...

Страница 10: ...r s manual on Clock System CLKREL Slow Down X Slow Down Idle Y Difference 2 X Y 2 Negative value indicates that slow down idle mode current slow down mode current 26 613 0000B 17 84 14 16 3 68 6 653 0...

Страница 11: ...ripheral frequency fSYS CLKREL Fixed divider of 2 refer to user s manual on Clock System CLKREL Slow Down X Slow Down Idle Y Difference X Y 24 375 0000B 23 46 20 02 3 44 12 188 0010B 14 87 13 05 1 82...

Страница 12: ...eripheral frequency fSYS CLKREL Fixed divider of 2 refer to user s manual on Clock System CLKREL Slow Down X Slow Down Idle Y Difference X Y 24 125 0000B 23 22 19 82 3 40 12 063 0010B 14 78 12 91 1 87...

Страница 13: ...PD is set to 1 The device will not enter power down mode immediately after executing the instruction to set PMCON0 PD and therefore the two NOPs is to ensure the first instruction after two NOP instr...

Страница 14: ...ol to avoid destroying the stack and the constant variable data 4 2 Exiting Power Down Mode Power down mode can be exited in two ways 1 Hardware reset The device is put into the hardware reset state 2...

Страница 15: ...pointer SP 0x42 PORT_PAGE 0x00 Open port page 0 to access Px_DATA _pop_ P3_DATA Restore P3 from stack continue Table 7 illustrates the timing for a device to wake up from power down mode to active mo...

Страница 16: ...It can be observed that when the peripheral clock is reduced the power consumed by the peripherals will also reduce which means that less current can be saved Software example to disable all periphera...

Страница 17: ...2 0 SSC 0 37 0 10 0 02 0 01 0 T2 0 17 0 05 0 01 0 0 All 3 01 0 80 0 11 0 03 0 1 10 A Table 10 Current consumption by the peripherals of a XC888 device at different peripheral clock PCLK frequencies Cu...

Страница 18: ...z The internal oscillator frequency for XC886 888 is 9 6 MHz This system frequency is further divided to derive the CPU clock peripheral clock and flash clock By selecting a different clock mode the s...

Страница 19: ...page 2 to access Px_ALTSELx P0_ALTSEL0 0x01 select clock out function for P0 0 P0_ALTSEL1 0x00 PORT_PAGE 0x00 open port page 0 to access Px_DIR P0_DIR 0x01 set P0 0 as output port At the output of P0...

Страница 20: ...nt PLL loss of lock bit from being set PLL_CON 0x04 Disconnect the oscillator OSC_CON 0x10 Power down the oscillator device is running in PLL Base Mode The next example will show how to restore the cl...

Страница 21: ...he XC888 device it will draw 3 35 mA of current for the combined slow down and idle mode compared to 2 89 mA for slow down mode alone when bitfield CMCON CLKREL 1111B 6 2 1 Software Example for Presca...

Страница 22: ...ook at the current consumption by the devices in reset state i e when the reset pin is held low All the port pins are left floating except the reset pin which is grounded Table 14 Current drawn by dev...

Страница 23: ...achieved by putting the device in idle mode is comparable to Table 1 8 2 Slow Down and Slow Down Idle Current The program is now programmed to run in slow down mode and slow down idle mode For every...

Страница 24: ...1 0 10 1 Negative value indicates that slow down idle mode current slow down mode current Table 17 Current consumed by XC888 device when timer 2 is active fSYS 96 50 MHz Current mA Peripheral Frequenc...

Страница 25: ...own Idle Y Difference X Y 1663 33 0000B 3 58 3 40 0 18 831 67 0001B 3 17 3 13 0 04 415 83 0010B 2 95 2 98 0 03 103 96 0100B 2 78 2 87 0 09 51 98 0101B 2 76 2 85 0 09 25 99 0110B 2 74 2 84 0 10 12 99 0...

Страница 26: ...evices However flash programming and erasing operations are not guaranteed in slow down mode In PLL base mode the system frequency can range between 5 MHz and 80 MHz depending on the setting of CMCON...

Страница 27: ...version is needed When the on chip oscillator is used XTAL should be powered down by setting bit OSC_CON XPD this bit is set by default When the external oscillator is used the on chip oscillator shou...

Страница 28: ...w w w i n f i n e o n c o m Published by Infineon Technologies AG...

Отзывы: