![Infineon OPTIREG TLF30681QVS01 Скачать руководство пользователя страница 84](http://html1.mh-extra.com/html/infineon/optireg-tlf30681qvs01/optireg-tlf30681qvs01_manual_2055183084.webp)
t
Reset events
POR
HIGH
LOW
FSM State
t
Device enters Fault state after second
initialisation error (hard reset event
à
all
regulator off)
Stat All Regs
ON
OFF
All regulators are switched on
ROT
Start INIT timer
no SPI Com or no WD response is
detected before second Initialisation
time is expired
POR
FAULT
ACTIVE
Move to LOCKED state after third Initialisation Error
Second INIT error detected, Hard
Reset event is generated & FSM
moved to Fault state
HIGH
LOW
Start INIT timer
Initialisation time window
Reset delay time
Initialisation time window
Fault time
FAULT
ACTIVE
FAULT
ACTIVE
LOCKED
t
t
t
Device enters LOCKED state after third
initialisation error if ENA = LOW
First INIT error detected, Soft
Reset event is generated
FSM moved to active state after Fault
time is expired
Figure 23
Hard reset counter
8.4
Electrical characteristics state machine
Table 27
Electrical characteristics state machine
T
j
= -40°C to 150°C;
V
R1VSx
= 3.7 V to 35 V; all voltages with respect to ground, positive current flowing into pin
(unless otherwise specified)
Parameter
Symbol
Values
Unit
Note or condition Number
Min.
Typ.
Max.
Initialization timeout (INIT
timer)
t
INIT
550
600
650
ms
–
Fault time
t
Fault
–
20
–
ms
–
Fault time TSD
t
Fault,TSD
–
1000
–
ms
–
State transition time
t
trans
–
–
100
µs
–
OPTIREG
™
PMIC TLF30681QVS01
Power management IC
State machine
Datasheet
84
Rev. 1.0
2020-04-08