9.1.5.6
Register SPISF
SPISF
RMAP: X
Address:
1F
H
SPI status flags
PAGE: 1
Reset Value:
00
H
7
6
5
4
3
2
1
0
nu
B2VCTRL
DEVCTRL
LOCK
DUR
ADDR
LEN
PAR
r
rw1c
rw1c
rw1c
rw1c
rw1c
rw1c
rw1c
Field
Bits
Type
Description
nu
7
r
Not used
B2VCTRL
6
rw1c
SPI protocol B2VCTRL access error event
0
H
, no event, write 0 – no action
1
H
, event occurred, write 1 to clear the flag
Reset: 0
H
DEVCTRL
5
rw1c
SPI protocol DEVCTRL access error event
0
H
, no event, write 0 – no action
1
H
, event occurred, write 1 to clear the flag
Reset: 0
H
LOCK
4
rw1c
SPI protocol LOCK or UNLOCK access error event
0
H
, no event, write 0 – no action
1
H
, event occurred, write 1 to clear the flag
Reset: 0
H
DUR
3
rw1c
SPI duration error event
Chip select signal CS "low" for more than 2 ms
0
H
, no event, write 0 – no action
1
H
, event occurred, write 1 to clear the flag
Reset: 0
H
ADDR
2
rw1c
SPI invalid address error event
0
H
, no event, write 0 – no action
1
H
, event occurred, write 1 to clear the flag
Reset: 0
H
LEN
1
rw1c
SPI frame length error event
Number of detected SPI clock cycles different than 16
0
H
, no event, write 0 – no action
1
H
, event occurred, write 1 to clear the flag
Reset: 0
H
PAR
0
rw1c
SPI parity error event
0
H
, no event, write 0 – no action
1
H
, event occurred, write 1 to clear the flag
Reset: 0
H
OPTIREG
™
PMIC TLF30681QVS01
Power management IC
SPI registers
Datasheet
111
Rev. 1.0
2020-04-08