![Infineon OPTIREG TLF30681QVS01 Скачать руководство пользователя страница 107](http://html1.mh-extra.com/html/infineon/optireg-tlf30681qvs01/optireg-tlf30681qvs01_manual_2055183107.webp)
9.1.5.3
Register SYSSF1
SYSSF1-QM
RMAP: X
Address:
1C
H
System status flags – interrupts
PAGE: 1
Reset Value:
00
H
7
6
5
4
3
2
1
0
BGWARN2
BGWARN1 ENA_PWRU
P
nu
SYNC
ENA
CFG2
CFG
rw1c
rw1c
rw1c
r
rw1c
rw1c
rw1c
rw1c
Field
Bits
Type
Description
BGWARN2
7
rw1c
Bandgap warning event 2
(VBG1+4%>VBG2)
0
H
, no event, write 0 – no action
1
H
, event occurred, write 1 to clear the flag
Reset: 0
H
BGWARN1
6
rw1c
Bandgap warning event 1
(VBG1-4%<VBG2)
0
H
, no event, write 0 – no action
1
H
, event occurred, write 1 to clear the flag
Reset: 0
H
ENA_PWRUP
5
rw1c
Device wake-up condition
0
H
, device wake-up on a power-on-reset event, write 0 – no
action
1
H
, device wake-up on ENA event, write 1 to clear the flag
Reset: 0
H
nu
4
r
Not used
SYNC
3
rw1c
External clock synchronization fault event
0
H
, no event, write 0 – no action
1
H
, event occurred, write 1 to clear the flag
Reset: 0
H
ENA
2
rw1c
Enable interrupt event
0
H
, no event, write 0 – no action
1
H
, event occurred, write 1 to clear the flag
Reset: 0
H
CFG2
1
rw1c
Output voltage configuration change fault event
0
H
, no event, write 0 – no action
1
H
, event occurred, write 1 to clear the flag
Reset: 0
H
CFG
0
rw1c
Supervision functions configuration change fault event
0
H
, no event, write 0 – no action
1
H
, event occurred, write 1 to clear the flag
Reset: 0
H
OPTIREG
™
PMIC TLF30681QVS01
Power management IC
SPI registers
Datasheet
107
Rev. 1.0
2020-04-08