
47
Tsi620 Evaluation Board User Manual
60D7000_MA001_03
Intergrated Device Technology
www.idt.com
This command window supports Unix/Linux like commands for file system navigation, including
cd
(change directory),
pwd
(print working directory), and file name completion by selecting the “Tab
Right” key. Using these commands, go to the directory of the FPGA configuration you would like to
run. You will need to execute the following commands to configure the software load:
•
cd software_bsp
•
The only file in software_bsp should be create-this-bsp. Execute this file by
typing
./create-this-bsp
. This command configures and generates the Board Support
Package software based on the Altera software libraries.
•
cd ../software_app
•
There should be nine files in /software_app:
–
create-this-app
–
srio_main_full.c
–
srio_regs.h
–
cmdFPGA.c
–
cmdFPGA.h
–
cmdRioDma.c
–
cmdRioDma.h
–
cmdBase.c
–
cmdBase.h
•
Execute create-this-app by typing
./create-this-app
. This command configures the
makefile and other supporting files for the software application which the user has written. The
makefile will compile and link the users software application and the BSP to create an executable
file named
srio_test.elf
.
Once the software has been created, a NIOS II IDE project must be created by importing the user’s
software application as follows:
1. Launch the NIOS II IDE tool
2. Under the File menu, select Import. An Import dialog window will pop up.
3. In the Import dialog window, select “Existing NIOS II software build tools project or folder into
workspace”.
The BSP software files are generated based on the Altera hardware configuration.
Do not modify the BSP software files after they have been generated.
Ti
p
The “system.h” file found in the software_bsp directory of all configurations gives definitions
for the base address and size of all hardware components and registers found in the FPGA
hardware configuration.
The command sequence above must be repeated for each hardware configuration that will be
used.