
AT32WB415
Series Reference Manual
2022.04.13
Page 330
Ver 2.00
OTGFS_DTXFSTS1
0x938
0x0000 0200
OTGFS_DIEPCTL2
0x940
0x0000 0000
OTGFS_DIEPINT2
0x948
0x0000 0080
OTGFS_DIEPTSIZ2
0x950
0x0000 0000
OTGFS_DTXFSTS2
0x958
0x0000 0200
OTGFS_DIEPCTL3
0x960
0x0000 0000
OTGFS_DIEPINT3
0x968
0x0000 0080
OTGFS_DIEPTSIZ3
0x970
0x0000 0000
OTGFS_DTXFSTS3
0x978
0x0000 0200
OTGFS_DOEPCTL0
0xB00
0x0000 8000
OTGFS_DOEPINT0
0xB08
0x0000 0080
OTGFS_DOEPTSIZ0
0xB10
0x0000 0000
OTGFS_DOEPCTL1
0xB20
0x0000 0000
OTGFS_DOEPINT1
0xB28
0x0000 0080
OTGFS_DOEPTSIZ1
0xB30
0x0000 0000
OTGFS_DOEPCTL2
0xB40
0x0000 0000
OTGFS_DOEPINT2
0xB48
0x0000 0080
OTGFS_DOEPTSIZ2
0xB50
0x0000 0000
OTGFS_DOEPCTL3
0xB60
0x0000 0000
OTGFS_DOEPINT3
0xB68
0x0000 0080
OTGFS_DOEPTSIZ3
0xB70
0x0000 0000
OTGFS_PCGCCTL
0xE00
0x0000 0000
OTGFS_DEP3RMPEN
0xD0C
0x0000 0000
OTGFS_USBDIVRST
0xE10
0x0000 0000
20.6.3 OTGFS global registers
These registers are available in both host and device modes, and do not need to be reprogrammed
when switching between two modes.
20.6.3.1 OTGFS status and control register (OTGFS_GOTGCTL)
This register controls the OTG function and reflects its status.
Bit
Register
Reset value
Type
Description
Bit 31: 22 Reserved
0x0000
resd
Kept at its default value.
Bit 21
CURMOD
0x0
ro
Current Mode of Operation
Accesible in both host and device modes
This bit indicates the current operation mode.
0: Device mode
1: Host mode
Bit 20: 16 Reserved
0x0000
resd
Kept at its default value.
Bit 15: 0
Reserved
0x0000
resd
Kept at its default value.