YASKAWA CPU 013C, Manual

Page: 124 / 263

5.6.7.3 Comparator
In the CPU a comparison value may be stored. During the counting procedure the
counter value is compared with the comparative value . Depending on the result of the
comparison the output channel of the counter and the status bit of STS_CMP of
Ä
Chapter 5.6.4 ‘SFB 47 - COUNT - Counter controlling’ on page 105 can be set. In addi-
tion, you can configure a hardware interrupt. A comparison value can be specified via the
parametrization respectively the job interface of
Ä
Chapter 5.6.4 ‘SFB 47 - COUNT -
Counter controlling’ on page 105 .
5.6.7.4 Additional functions counter 3
Exclusively counter 3 has the following additional functions:
n HW gate via Gate 3
n Latch function
5.6.7.4.1 HW gate via Gate 3
Starting, stopping and interrupting a count function of counter 3 happens via the internal
gate (I gate). The i gate is the result of logic operation of HW gate and SW gate. The HW
gate evaluation of the connection ‘Gate 3’ may be deactivated by the parametrization.
With a de-activated HW gate evaluation the triggering exclusively happens by setting the
SW gate.
Ä
Chapter 5.6.4 ‘SFB 47 - COUNT - Counter controlling’ on page 105
Counter 3:
SW gate HW gate Gate function Reaction counter 3:
Edge 0-1 de-activated Abort count process Restart with load value
Edge 0-1 de-activated Interrupt count process Continue
Edge 0-1 1 Abort count process Continue
1 Edge 0-1 Abort count process Restart with load value
Edge 0-1 1 Interrupt count process Continue
1 Edge 0-1 Interrupt count process Continue
Counter 3 - count once
If the internal gate has been closed automatically it may only be opened again under the following conditions:
SW gate HW gate I gate
1 Edge 0-1 1
Edge 0-1 (after edge 0-1 at HW gate) Edge 0-1 1
5.6.7.4.2 Latch function
n As soon as during a count process an edge 0-1 is recognized at the "Latch" input of
counter 3, the current counter value is stored in the according latch register.
n You may access the latch value via the parameter LATCHVAL of Ä Chapter 5.6.4
‘SFB 47 - COUNT - Counter controlling’ on page 105 .
n A just in LATCHVAL loaded value remains after a STOP-RUN transition.
Function
Function
VIPA System SLIO
Deployment I/O periphery
Counting > Counter - Additional functions
HB300 | CPU | 013-CCF0R00 | en | 16-40 124