SLOS787H – MAY 2012 – REVISED APRIL 2014
Table 6-5. RX Special Setting Register (0x0A)
Function:
Sets the gains and filters directly
Default:
0x40 at POR = H or EN = L, and at each write to the ISO Control register 0x01. When bits B7, B6, B5 and B4 are all zero, the
filters are set for ISO14443B (240 kHz to 1.4 MHz).
Bit
Name
Function
Description
B7
C212
Bandpass 110 kHz to 570 kHz
Appropriate for 212-kHz subcarrier system (FeliCa)
B6
C424
Bandpass 200 kHz to 900 kHz
Appropriate for 424-kHz subcarrier used in ISO15693
Appropriate for Manchester-coded 848-kHz subcarrier used in ISO14443A
B5
M848
Bandpass 450 kHz to 1.5 MHz
and B
Bandpass 100 kHz to 1.5 MHz
B4
hbt
Appropriate for highest bit rate (848 kbps) used in high-bit-rate ISO14443
Gain reduced for 18 dB
B3
gd1
00 = Gain reduction 0 dB
01 = Gain reduction for 5 dB
Sets the RX gain reduction, and reduces sensitivity
10 = Gain reduction for 10 dB
B2
gd2
11 = Gain reduction for 15 dB
AGC activation level changed from five times the digitizing level to three
times the digitizing level.
B1
agcr
AGC activation level change
1 = 3x
0 = 5x
AGC action can be done any time during receive process. It is not limited
to the start of receive ("max hold").
B0
no-lim
AGC action is not limited in time
1 = continuously – no time limit
0 = 8 subcarrier pulses
shows the various settings for the receiver analog section. It is important to note that setting B4,
B5, B6, and B7 to 0 results to a band-pass characteristic of 240 kHz to 1.4 MHz, which is appropriate for
ISO14443B 106 kbps, ISO14443A/B data-rates of 212 kbps and 424 kbps and FeliCa 424 kbps.
6.5
Receiver – Digital Section
The output of the TRF7964A analog receiver block is a digitized subcarrier signal and is the input to the
digital receiver block. This block includes a Protocol Bit Decoder section and the Framing Logic section.
The protocol bit decoders convert the subcarrier coded signal into a serial bit stream and a data clock.
The decoder logic is designed for maximum error tolerance. This enables the decoder section to
successfully decode even partly corrupted subcarrier signals that otherwise would be lost due to noise or
interference.
In the framing logic section, the serial bit stream data is formatted in bytes. Special signals such as the
start of frame (SOF), end of frame (EOF), start of communication, and end of communication are
automatically removed. The parity bits and CRC bytes are also checked and removed. This "clean" data is
then sent to the
127-byte FIFO register where it can be read by the external microcontroller system. Providing the data this
way, in conjunction with the timing register settings of the TRF7964A means the firmware developer has
to know about much less of the finer details of the ISO protocols to create a very robust application,
especially in low cost platforms where code space is at a premium and high performance is still required.
The start of the receive operation (successfully received SOF) sets the IRQ-flags in the IRQ and Status
register (0x0C). The end of the receive operation is signaled to the external system MCU by setting pin 13
(IRQ) to high. When data is received in the FIFO, an interrupt is sent to the MCU to signal that there is
data to be read from the FIFO. The FIFO status register (0x1C) should be used to provide the number of
bytes that should be clocked out during the actual FIFO read.
Any error in the data format, parity, or CRC is detected and notified to the external system by an interrupt-
request pulse. The source condition of the interrupt request pulse is available in the IRQ status register
(0x0C). The main register controlling the digital part of the receiver is the ISO Control register (0x01). By
writing to this register, the user selects the protocol to be used. With each new write in this register, the
default presets are reloaded in all related registers, so no further adjustments in other registers are
needed for proper operation.
20
Detailed Description
Copyright © 2012–2014, Texas Instruments Incorporated
Product Folder Links: