![background image](http://html.mh-extra.com/html/texas-instruments/tms470r1-series/tms470r1-series_reference-manual_1097090010.webp)
SPI Operation Modes
4
2.1
SPI Internal Registers
A general representation of the SPI internal registers is shown in
Table 1
. The
page column provides a cross reference to additional information on the
individual registers. For more information regarding individual bytes, see
Table , on page 20
.
Table 1.
SPI Internal Registers
Offset
Address
†
Mnemonic
Name
Description
Page
0x00
SPICTRL1
SPI Control Register 1
Sets transfer rate and character length
24
0x04
SPICTRL2
SPI Control Register 2
Controls SPI clock
26
0x08
SPICTRL3
SPI Control Register 3
Controls system interface
28
0x0C
SPIDAT0
SPI Shift Register 0
Main shift register
30
0x10
SPIDAT1
SPI Shift Register 1
Shift register used in automatic slave chip
select mode only
31
0x14
SPIBUF
SPI Buffer Register
Holds received word
32
0x18
SPIEMU
SPI Emulation Register
Mirror of SPIBUF. Read does not clear
flags
34
0x1C
SPIPC1
SPI Pin Control Register 1
Controls the direction of data on the I/O
pins
35
0x20
SPIPC2
SPI Pin Control Register 2
Reflects the values on the I/O pins
37
0x24
SPIPC3
SPI Pin Control Register 3
Controls the values sent to the I/O pins
39
0x28
SPIPC4
SPI Pin Control Register 4
Sets data values in the SPIPC3 register
41
0x2C
SPIPC5
SPI Pin Control Register 5
Clears values in the SPIPC3 register
43
0x30
SPIPC6
SPI Pin Control Register 6
Determines if pins will operate as general
I/O or SPI functional pin.
45
†
The actual address of these registers is device specific and CPU specific. See the specific device data sheet to verify the
SPI register addresses.
Summary of Contents for TMS470R1 series
Page 4: ......