Advisory
(continued)
Analog Trim of Some TMX Devices
TRIM
REGISTER
IMPACT OF TRIM VALUE EQUAL TO
ZERO
PGA gain and
offset
PGAGAIN3TRIM
Degraded performance of the PGA
gain and offset error specifications. No
workaround available.
PGAGAIN6TRIM
PGAGAIN12TRIM
PGAGAIN24TRIM
Workarounds
The following workarounds can be used for improved performance, though it still may not
meet data sheet specifications.
Missing
ADC offset trim
can be generated by following the instructions in the ADC Zero
Offset Calibration section of the
TMS320F28004x Real-Time Microcontrollers Technical
.
If the
internal oscillator trim
contains all zeros, the user can adjust the lowest 10 bits of
the oscillator trim register between 1 (minimum) and 1023 (maximum) while observing the
system clock on the XCLOCKOUT pin.
Silicon Revision A Usage Notes and Advisories
SPRZ439G – JANUARY 2017 – REVISED AUGUST 2022
TMS320F28004x Real-Time MCUs Silicon Errata
Silicon Revisions B, A, 0
37
Copyright © 2022 Texas Instruments Incorporated