![background image](http://html.mh-extra.com/html/texas-instruments/tms320c2810/tms320c2810_data-manual_1097112055.webp)
Borrow
Reset
Timer Reload
SYSCLKOUT
TCR.4
(Timer Start Status)
TINT
16-Bit Timer Divide-Down
TDDRH:TDDR
32-Bit Timer Period
PRDH:PRD
32-Bit Counter
TIMH:TIM
16-Bit Prescale Counter
PSCH:PSC
Borrow
TMS320F2810, TMS320F2811, TMS320F2812
TMS320C2810, TMS320C2811, TMS320C2812
www.ti.com
SPRS174T – APRIL 2001 – REVISED MAY 2012
4
Peripherals
The integrated peripherals of the F281x and C281x are described in the following subsections:
•
Three 32-bit CPU-Timers
•
Two event-manager modules (EVA, EVB)
•
Enhanced analog-to-digital converter (ADC) module
•
Enhanced controller area network (eCAN) module
•
Multichannel buffered serial port (McBSP) module
•
Serial communications interface modules (SCI-A, SCI-B)
•
Serial peripheral interface (SPI) module
•
Digital I/O and shared pin functions
4.1
32-Bit CPU-Timers 0/1/2
There are three 32-bit CPU-timers on the F281x and C281x devices (CPU-TIMER0/1/2).
Timer 2 is reserved for DSP/BIOS. CPU-Timer 0 and CPU-Timer 1 can be used in user applications.
These timers are different from the general-purpose (GP) timers that are present in the Event Manager
modules (EVA, EVB).
NOTE
If the application is not using DSP/BIOS, then CPU-Timer 2 can be used in the application.
Figure 4-1. CPU-Timers
Copyright © 2001–2012, Texas Instruments Incorporated
Peripherals
55
Submit Documentation Feedback
Product Folder Link(s):
TMS320F2810 TMS320F2811 TMS320F2812 TMS320C2810 TMS320C2811 TMS320C2812