Specifications A-1
A
Specifications
VXIbus General Information
Module Form
Single slot VXIbus C-size module
Connectors P1,
P2
Protocol
A16/A24/D16 Slave, Message-Based
VXIbus Revision
1.4
SCPI Revision
1993.0
Logical Address Settings
1 - 255, configured via DIP switches
Interrupt Level Settings
1 - 7, configured dynamically (no DIP switch)
Shared Memory
A24, D16, 64K points. Expandable to 512K points
Note: 1 point = 2 bytes, shared memory is the same as
waveform memory.
Synthesizer Reference Sources/Sample Clock
Reference Sources
External Reference Input from:
VXIbus CLK10
Optional Internal Reference:
PCB layout to provide for either internal
(1)
10 MHz TCXO with 1 ppm accuracy or
(2)
10 MHz Crystal with 100 ppm accuracy
Sample Clock
External Clock Input from:
(1)
Front Panel BNC, Frequency to 100 MHz, ECL compatible
(2) ECLTRG0, Synchronous Protocol, ECLTRG trigger
acceptor requirements with regard to pulse width and
frequency are waived.
External Clock Output to:
ECLTRG0, Synchronous Protocol, VXIbus ECLTRG trigger
source requirements with regard to pulse width and frequency
are waived.
Summary of Contents for 3152
Page 16: ...Getting Started 1 7 Figure 1 1 Segment 1 Sin x x Waveform Figure 1 2 Segment 2 Sine Waveform...
Page 25: ...Configuring The Instrument 2 6 This page was intentionally left blank...
Page 63: ...Using The Instrument 3 38 This page was intentionally left blank...
Page 80: ...SCPI Command Reference 4 17 Figure 4 1 SCPI Status Registers...
Page 121: ...Specifications A 12 This page was intentionally left blank...