Phytec phyCORE-PXA255, Hardware Manual

Page: 28 / 106

Development Board for phyCORE-PXA255
20 
PHYTEC Meßtechnik GmbH 2004 L-657e_0
5.1 Interrupts
The interrupt signals of the components on the phyCORE-PXA255
are configured on the phyCORE module itself. Because of the limited
number of available GPIOs, the functions /MMC_DET and
MMC-WP cannot be connected to GPIO7 and GPIO10 on the
phyCORE module. The interrupt inputs /PLD_INT for power
management functions and AC_INT from the AC97 Codec are
implemented on the Development Board.
GPIO Signal Description
GPIO0 /RTC_INT Low active interrupt RTC-8564
GPIO2 LAN_IRQ High active interrupt for LAN91C11 Ethernet
controller
GPIO3 /OTG_INT1 Low active interrupt 1 for ISP1362 USB controller
GPIO4 /OTG_INT2 Low active interrupt 2 for ISP1362 USB controller
GPIO5 /CAN_INT Low active interrupt for MCP2515 CAN controller
GPIO27 EGPIO27 Low active interrupt for MAX7301 matrix keyboard
Table 4: Interrupt Assignment phyCORE-PXA255
On the Development Board interrupts are used for the CF card, IDE
interface, AC97, touch and power management circuits. These are
either hard-wired over solder jumpers or managed in the two address
decoders.
GPIO Signal Description
GPIO7 /PLD_INT Low active interrupt for power management
GPIO10 AC_INT High active interrupt for WML9712 AC97
controller
GPIO11 IDE_IRQ High active interrupt for IDE drive
GPIO12 /CF_IRQ Low active interrupt /CD1 and /CD2 CF card.
Support of hot-plugging CF cards; an interrupt is
released each time a card is inserted ot removed,
only available with PCB revision 1220.2 and higher.
GPIO13 CF_IRQ High active interrupt CF card. The active level of an
interrupt depends on the card type (memory,
TrueIDE, etc.) With TrueIDE cards the level is
active high.
Table 5: Interrupt Assignment Development Board