CHAPTER 10 SERIAL INTERFACE FUNCTION
User’s Manual U13850EJ4V0UM
268
(7) IIC shift registers 0, 1 (IIC0, IIC1)
IICn is used for serial transmission/reception (shift operations) that is synchronized with the serial clock. It can
be read from or written to in 8-bit units, but data should not be written to IICn during a data transfer (n = 0, 1).
Figure 10-14. IIC Shift Register n (IICn)
(8) Slave address registers 0, 1 (SVA0, SVA1)
SVAn holds the I
2
C bus’s slave addresses.
It can be read from or written to in 8-bit units, but bit 0 should be fixed as 0.
Figure 10-15. Slave Address Register n (SVAn)
10.3.3
I
2
C bus mode functions
(1)
Pin configuration
The serial clock pin (SCLn) and serial data bus pin (SDAn) are configured as follows (n = 0, 1).
SCLn .............. This pin is used for serial clock input and output.
This pin is an N-ch open-drain output for both master and slave devices. Input is Schmitt input.
SDAn .............. This pin is used for serial data input and output.
This pin is an N-ch open-drain output for both master and slave devices. Input is Schmitt input.
Since outputs from the serial clock line and the serial data bus line are N-ch open-drain outputs, an external pull-
up resistor is required.
After reset: 00H
R/W
Address: FFFFF346H, FFFFF356H
7
6
5
4
3
2
1
0
SVAn
0
(n = 0, 1)
After reset: 00H
R/W
Address: FFFFF348H, FFFFF358H
7
6
5
4
3
2
1
<0>
IICn
(n = 0, 1)