![Mitsubishi Apricot FT2200 System Manual Download Page 21](http://html1.mh-extra.com/html/mitsubishi/apricot-ft2200/apricot-ft2200_system-manual_1809756021.webp)
1-2
System Guide
First-level and Second-level Cache
The Pentium Pro has a 16-KB first-level and 256/512-KB second-level
cache. These caches produce a high hit rate that reduces the
processor’s external memory bandwidth requirements.
Advanced Peripheral Interrupt Controller (APIC)
The APIC unit inside the CPU along with the I/O APIC unit facilitate
multiprocessor interrupt management. The APIC works with multiple
I/O subsystems where each subsystem have its own interrupts that
help minimize centralized system overhead.
Bus Controller
The bus controller integrated in the Pentium Pro CPU controls the
system bus to make it perform its functions efficiently. It ensures that
the bus serves as a reliable interconnection between one or two
CPUs, I/O bridge, and memory controllers.
Pentium Pro CPU Architecture
Figure 1-1
Pentium Pro CPU Architecture
Summary of Contents for Apricot FT2200
Page 1: ...FT2200 NATIONAL ACCREDITATION OFCERTIFICATION BODIES System Guide...
Page 2: ...FT2200 System Guide...
Page 19: ...xviii...
Page 34: ...Setting Up the System 2 7 2 2 2 Mouse Figure 2 5 Connecting a Mouse...
Page 35: ...2 8 System Guide 2 2 3 VGA Monitor Figure 2 6 Connecting a VGA Monitor...
Page 37: ...2 10 System Guide 2 2 5 Power Cables Figure 2 8 Power Cables...
Page 79: ......
Page 80: ......
Page 124: ...apricot System Guide FT2200...