
ADwin-Pro II
Hardware, manual Dec. 2018
83
Pro II: Analog Input Modules
Pro II-AIn-F-8/16 Rev. E
ADwin
burst sequence) and processes them.
Burst sequences are available since rev. E04.
With a continuous burst-sequence, the measuring rate must be syntonized to
the reading rate. Please note:
– Measurement values are always read in blocks, the block size is select-
able. The greater the data blocks are, the faster the average reading is
done.
Look out: While a block is read, other processes even with higher priority
may be delayed. The probability of a delay rises with the block size.
– The time offset between continuous conversion and blockwise reading
demands a data buffer. Therefore, the initialization of the burst
sequence must allocate sufficient memory range (
P2_Burst_Init
,
parameter
samples
).
Event Inputs
With module version Pro II-AIn-F-8/16-D Rev. E (D-Sub female connector), a
burst sequence can be controlled by external event signals, i.e. each (result-
ing) event signal has a measurement value stored.
As an option one channel of a burst sequence may be used as time channel,
holding the counter value of the internal module timer for each event signal.
The module is equipped with 3 differential event inputs:
EVENT/A
,
B
,
ENABLE
,
whose signals are processed to the resulting event signal. This pre-processing
of signals be configured with
P2_Event2_Config
.
Fig. 65 – Pro II-AIn-F-8/16 Rev. E: Block diagram
Input channels
8 differential
Resolution
16 Bit
Conversion time
0.25µs (per ADC)
Input band width
0 … 600kHz
Memory size (since rev. E04)
256MiB or
2
27
= 134217728 values total
Measurement range
±10V with max. offset 3.5 V
Gain
1, 2, 4, 8 software selectable
Accuracy
INL
typical ±1.2 LSB, max. ±5 LSB
DNL
typical ±0.5 LSB, max. ±1 LSB
Input resistance
330k
Ω,
±2%
Input over-voltage
±20V
Offset error
adjustable
Fig. 66 – Pro II-AIn-F-8/16 Rev. E: Specification
ADwin-Pro
bus
A
D
1
2
8
addr.
data
Data
Register
Address
Decoder
InAmp
+
-
A
D
InAmp
+
-
A
D
InAmp
+
-
.....
.....
.....
data
+
–
330k
330k
+
–
330k
330k
+
–
330k
330k
PGA
Vu= 1, 2, 4, 8
PGA
Vu= 1, 2, 4, 8
PGA
Vu= 1, 2, 4, 8
.....