
ADwin-Pro II
Hardware, manual Dec. 2018
99
Pro II: Analog Output Modules
Pro II-AOut-1/16 Rev. E
ADwin
5.6.3 Pro II-AOut-1/16 Rev. E
The module Pro II-AOut-1/16 Rev. E is equipped with the following hardware:
– 1 analog output with 16 Bit DAC, output rate 50MHz, galvanically isola-
ted.
– Each 16 digital inputs and outputs with TTL levels
– 1 Event input
–
TiCo
processor with 56 KiB internal memory and 256MiB external
DRAM
The
TiCo
processor has access to all inpus and outputs of the module,
as does the
ADwin
CPU. You find more information about usage and
programming of the TiCo processor in the
TiCoBasic
manual.
Analog output
The DAC runs with 50MHz speed. The output voltage range of the DAC is set
to ±2V bipolar and cannot be changed. The calibration of gain and offset is
done via software (see chapter 6 "Calibration").
The DAC output is located in a separate SMB connector (female) and is gal-
vanically isolated from enclosing‘s ground and from other modules.
Please note: The DAC has an output impedance of 50
Ω
and must be operated
with a 50
Ω
system. As soon as the output was calibrated, any change to the
impedance value–for example by exchanging a cable or a plug–may lead to a
strong aberration in the output voltage value.
Fig. 87 – Pro II-AOut-1/16 Rev. E: Pin assignment and front cover
To output DAC values there are 3 variants:
1. Single value output
2. Continuous output via an output Fifo. The output values can be either
refilled regularly or will be repeated in an endless loop.
With each output voltage value, 14 digital outputs can be set either.
3. Output of voltage ramps being defined by DAC start value, DAC end
value, and span of time. The combination of consecutive ramps enables
the output of curves.
In addition to a voltage ramp, at the start and/or at the end of the ramp
TTL signals can be set at the 16 digital outputs.
TTL-Eingang, Bit 1
TTL-Eingang, Bit 3
TTL-Eingang, Bit 5
TTL-Eingang, Bit 7
TTL-Eingang, Bit 9
TTL-Eingang, Bit 11
TTL-Eingang, Bit 13
TTL-Eingang, Bit 15
TTL-Ausgang, Bit 17
TTL-Ausgang, Bit 19
TTL-Ausgang, Bit 21
TTL-Ausgang, Bit 23
TTL-Ausgang, Bit 25
TTL-Ausgang, Bit 27
TTL-Ausgang, Bit 29
TTL-Ausgang, Bit 31
DGND
EVENT-Eingang
TTL-Eingang, Bit 0
TTL-Eingang, Bit 2
TTL-Eingang, Bit 4
TTL-Eingang, Bit 6
TTL-Eingang, Bit 8
TTL-Eingang, Bit 10
TTL-Eingang, Bit 12
TTL-Eingang, Bit 14
TTL-Ausgang, Bit 16
TTL-Ausgang, Bit 18
TTL-Ausgang, Bit 20
TTL-Ausgang, Bit 22
TTL-Ausgang, Bit 24
TTL-Ausgang, Bit 26
TTL-Ausgang, Bit 28
TTL-Ausgang, Bit 30
DGND
reserviert
DGND
19
18
17
16
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
37
36
35
34
33
32
31
30
29
28
27
26
25
24
23
22
21
20
AOUT-1/16
DIO
ANALOG
OUTPUT