![Freescale Semiconductor MPC5604B Quick Start Manual Download Page 109](http://html1.mh-extra.com/html/freescale-semiconductor/mpc5604b/mpc5604b_quick-start-manual_2330604109.webp)
1.2.
Frame Description
CAN protocol uses variable length frames (depending on data size or standard/extended ID) as
data frames.
Figure 112 : CAN 2.0A standard frame format
The figure above shows different fields included in a frame. Here’s brief descriptions of some
fields:
SOF(Start of Frame): a dominant bit set by the transmitter. Other devices will not try to
transmit from now on.
Arbitration field: in standard 2.0A, this 12-bit field is made of a 11-bit ID and a RTR
(Remote Transmission Request) bit. ID is a way of identifying a context for the message
but it also sets the messages priority; priority is higher for lower IDs. RTR allows a
device to request data transmission from another by sending a frame with no data when
it is recessive. In standard 2.0B, this field is extended to 32-bit with a new id field of 18-
bits (so making a total ID of 29-bits) and with two recessive flag bits.
Command field: has two reserved bits (for future standards, one of them is used in CAN
2.0B to specify an extended ID or not) at dominant state and a 4-bit DLC (Data Length
Code) field which indicates the number of bytes contained within the frame (limited to
8).
Data field: is made of up to 8 bytes of data, depending on DLC’s value. MSB is transferred
first in each byte.
CRC (Cyclic Redundancy Code) field is a 15-bit error checking code followed by a
recessive delimiter bit.
ACK (Acknowledge) field has one ACK slot where transmitter sends recessive and
receiver has to send dominant to acknowledge. This bit is followed by another recessive
delimiter bit.
EOF (End of Frame) is made of 7 successive recessive bits.
INT(Interframe) is the separator between two successive frames, made of at least three
recessive bits.
There are also error frames that are made of 6-12 dominant bits which is superposition of
different devices error flags. These flags are followed by 8 recessive delimiter bits. Six
dominant bits point to an active error flag and six recessive bits is emitted on a passive error
flag.
Summary of Contents for MPC5604B
Page 1: ...LAAS CNRS Quick Start to MPC5604B Embedded Development Sahin Serdar 21 06 2013...
Page 31: ...Figure 33 INTC SW HW mode comparison Freescale Tutorial...
Page 87: ......
Page 132: ......
Page 133: ...127 Appendix 2 Pad Configurations...
Page 134: ......
Page 135: ......
Page 136: ......
Page 137: ......
Page 138: ......
Page 139: ......
Page 140: ......
Page 141: ...Appendix 3 Peripheral input pin selection...
Page 142: ......
Page 143: ...137 Appendix 4 Interrupt Vector Table...
Page 144: ......
Page 145: ......
Page 146: ......
Page 147: ......
Page 148: ...Appendix 5 I C Baud Rate Prescaler Values...
Page 149: ......
Page 150: ......