Jumpers for Cache and Main Memory Configuration
The tables on below indicate the jumper settings required for different
SRAM cache configurations.
The cache configurations are listed below:
64KB: 64KB cache (with eight 16Kbit X 4 cache SRAM chips and two
16Kbit X 4 tag SRAM chips)
256KB: 256KB cache (with eight 64Kbit X 4 cache SRAM chips and
two 64Kbit X 4 tag SRAM chips)
Refer to the figure on the next page for more information.
The following table lists the jumper settings required for each cache
memory configuration listed above.
Table 2-4: Cache Memory Configuration
Table 2-5 shows the jumper and switch settings for different onboard
memory (DRAM) configurations. Jumpers W2, W3 and switch SW1
are located on the mainboard.
To select the proper jumper setting for the RAM size that you want,
refer to the figures on the following pages.
Two banks of main memory are on the PEM-3301 mainboard, BANK
0 and BANK 1. Each bank accommodates the 32-bit wide data bus.
BANK 0 must be installed first.
Chapter
2: Setting Up Your System
11
Summary of Contents for Apex 386/33
Page 1: ...K E E N 3 3 0 4 33MHz 386 SYSTEM User s Manual...
Page 16: ......
Page 31: ...Table 1 7 Power Cord Specifications Chapter 1 System Overview 15...
Page 39: ...Chapter 2 Setting Up Your System...
Page 42: ...Figure 2 1 PEM 3301 Motherboard Layout Chapter 2 Setting Up Your System 3...
Page 51: ...Figure 2 7 Cache Configurations 12 Chapter 2 Setting Up Your System...
Page 52: ......
Page 55: ...Figure 2 12 8MB Total Onboard memory 16 Chapter 2 Setting Up Your System...
Page 62: ...Figure 2 17 PEM 3300 Motherboard Layout Chapter 2 Setting Up Your System 23...
Page 71: ...Figure 2 23 Cache Configurations 64KB cache 256KB cache 32 Chapter 2 Setting Up Your System...
Page 72: ...Table 2 12 DRAM Configurations Chapter 2 Setting Up Your System 33...
Page 83: ......
Page 84: ......
Page 100: ...Chapter 4 Keyboard...
Page 110: ...Troubleshooting...
Page 119: ......
Page 133: ......
Page 134: ......
Page 135: ...I...
Page 136: ......
Page 137: ......
Page 138: ......
Page 144: ...Figure 6 14 Direct Mapped Cache Organization Chapter 6 Appendix 25...
Page 147: ...Figure 6 15 Cache Architecture 28 Chapter 6 Appendix...
Page 151: ...Interrupt Controllers Table 6 9 Interrupt Controllers 32 Chapter 6 Appendix...
Page 163: ...Figure 6 19 Pin Assignments of the 32 bit Memory Expansion Bus 44 Chapter 6 Appendix...
Page 164: ......