OSC (O)
“Oscillator” (OSC) is a high-speed clock with a 70-nanosecond period
(14.31818 MHz). This signal is not synchronous with the system clock.
It has a 50% duty cycle.
OWS (I)
The “Zero Wait State” (OWS) signal tells the microprocessor that it can
complete the present bus cycle without inserting any additional wait
cycles. In order to run a memory cycle to a 16-bit device without wait
cycles, “OWS” is derived from an address decode gated with a Read
or Write command. In order to run a memory cycle to an 8-bit device
with a minimum of two wait states, “OWS” should be driven active one
system clock after the Read or Write command is active gated with the
address decode for the device. Memory Read and Write commands to
an 8-bit device are active on the falling edge of the system clock.
“OWS” is active low and should be driven with an open collector or
tri-state driver capable of sinking 20 mA.
40
Chapter 6: Appendix
Summary of Contents for Apex 386/33
Page 1: ...K E E N 3 3 0 4 33MHz 386 SYSTEM User s Manual...
Page 16: ......
Page 31: ...Table 1 7 Power Cord Specifications Chapter 1 System Overview 15...
Page 39: ...Chapter 2 Setting Up Your System...
Page 42: ...Figure 2 1 PEM 3301 Motherboard Layout Chapter 2 Setting Up Your System 3...
Page 51: ...Figure 2 7 Cache Configurations 12 Chapter 2 Setting Up Your System...
Page 52: ......
Page 55: ...Figure 2 12 8MB Total Onboard memory 16 Chapter 2 Setting Up Your System...
Page 62: ...Figure 2 17 PEM 3300 Motherboard Layout Chapter 2 Setting Up Your System 23...
Page 71: ...Figure 2 23 Cache Configurations 64KB cache 256KB cache 32 Chapter 2 Setting Up Your System...
Page 72: ...Table 2 12 DRAM Configurations Chapter 2 Setting Up Your System 33...
Page 83: ......
Page 84: ......
Page 100: ...Chapter 4 Keyboard...
Page 110: ...Troubleshooting...
Page 119: ......
Page 133: ......
Page 134: ......
Page 135: ...I...
Page 136: ......
Page 137: ......
Page 138: ......
Page 144: ...Figure 6 14 Direct Mapped Cache Organization Chapter 6 Appendix 25...
Page 147: ...Figure 6 15 Cache Architecture 28 Chapter 6 Appendix...
Page 151: ...Interrupt Controllers Table 6 9 Interrupt Controllers 32 Chapter 6 Appendix...
Page 163: ...Figure 6 19 Pin Assignments of the 32 bit Memory Expansion Bus 44 Chapter 6 Appendix...
Page 164: ......