
Document type:
Title:
Revision date:
Revision:
User's Manual (MUT)
Mod. V1724 8 Channel 14bit - 100MS/s Digitizer
06/11/2007
7
NPO:
Filename:
Number of pages:
Page:
00103/05:V1724x.MUTx/07 V1724_REV7.DOC
63
62
CAENDigitizerUpgrade FileName BaseAdd [image] [/fast] [/nover]
where:
FileName
is the RBF file
BaseAdd
is the Base Address (Hex 32 bit) of the V1724
image
is '/standard' (default) or '/backup'
'/fast'
enables fast programming (MultiRead/Write with CAEN Bridge)'
'/nover
'
disables programming check
N.B.: it is strongly suggested to upgrade ONLY one of the stored firmware
revisions (generally the STD one): if both revision are simultaneously updated, and
a failure occurs, it will not be possible to upload the firmware via VME again!
IMPORTANT NOTE: all modules featuring PCB Rev.0 do not support firmware
release v1724_rN_revX1.2_0.4.rbf and later. PCB revision (Revision Field) can be
read at Configuration ROM (see § 4.2). Contact
in order to
upgrade firmware of modules featuring PCB Rev.0.
5.3.1.
V1724 Upgrade files description
The board hosts one FPGA on the mainboard and one FPGA for each of the eight
channels. The channel FPGAs firmware is identical. A unique file is provided that will
updated all the FPGA at the same time.
ROC FPGA
MAINBOARD FPGA (Readout Cont VME interface)
There is one FPGA Altera Cyclone EP1C20.
AMC FPGA
CHANNEL FPGA (ADC readout/Memory Controller):
There is one FPGA Altera Cyclone EP1C4
(EP1C20 in V1724E/VX1724E/V1724F/VX1724F version).
All FPGAs can be upgraded via VMEBUS;
CAENDigitizerUpgrade utility program must be used for this purpose.
The programming file has the extension RBF and its name follows this general scheme:
v1724_rN_revX.Y_W.Z.RBF
where:
•
N is the mainboard board PCB revision number. This information can be read:
•
from the Configuration ROM (see User's Manual)
•
from the silkscreen on the mainboard bottom side (BVV17240512AA Rev. 0
is an example of PCB revision number 0)
•
X.Y is the major/minor revision number of the mainboard FPGA
•
W.Z is the major/minor revision number of the channel FPGA
WARNING: you can restore the previous FW revision in case there is a failure when you
run the upgrading program. There is a jumper on the mainboard that allows to select the
"backup" copy of the firmware. You must upgrade all the FPGAs and keep the revisions