
Document type:
Title:
Revision date:
Revision:
User's Manual (MUT)
Mod. V1724 8 Channel 14bit - 100MS/s Digitizer
06/11/2007
7
NPO:
Filename:
Number of pages:
Page:
00103/05:V1724x.MUTx/07 V1724_REV7.DOC
63
18
3.2.2. PLL
Mode
The AD9510 features an internal Phase Detector which allows to couple REF-CLK with
VCXO (1 GHz frequency); for this purpose it is necessary that REF-CLK is a submultiple
of 1 GHz.
AD9510 default setting foresees the board internal clock (50MHz) as clock source of
REF-CLK.
This configuration leads to
Ndiv
= 100,
Rdiv
= 5, thus obtaining 10MHz at the Phase
Detector input and CLK-INT = 1GHz.
The required 100 MHz Sampling Clock is obtained by processing CLK-INT through Sdiv
dividers.
When an external clock source is used, if it has 50MHz frequency, then AD9510
programming is not necessary, otherwise Ndiv and Rdiv have to be modified in order to
achieve PLL lock.
A REF-CLK frequency stability better than 100ppm is mandatory.
3.2.3. Trigger
Clock
TRG-CLK signal has a frequency equal to ½ of SAMP-CLK; therefore a 2 samples
“uncertainty” occurs over the acquisition window.
3.2.4. Output
Clock
Front panel Clock Output is User programmable. Odiv and Odel parameters allows to
obtain a signal with the desired frequency and phase shift (in order to recover cable line
delay) and therefore to synchronise daisy chained boards. CLK-OUT default setting is
OFF, it is necessary to enable the AD9510 output buffer to enable it.
3.2.5. AD9510
programming
CAEN has developed a software tool which allows to handle easily the clock parameters:
CAENPLLConfig is a software tool which allows the PLL management, whenever the
module is controlled through a CAEN VME Controller
(see
http://www.caen.it/nuclear/function1.php?fun=vmecnt
).
The tool is developed through open source classes wxWidgets v.2.6.3
(see
http://www.wxwidgets.org/
)
and requires the CAENVMETool API’s to be installed
(they can be downloaded at
http://www.caen.it/nuclear/lista-sw.php?mod=V1718
with the
SW package for CAEN VME Bridges & Slave Boards
).
CAENPLLConfig is available at:
http://www.caen.it/nuclear/lista-sw.php?mod=V1724
And must be simply run on the PC connected to the used CAEN VME Controller
The User has to select the
board type
and
base address
(in the ADC BOARD field),
then the used mode (
PLL
or
Direct Feed/BYPASS
in the INPUT field); see figure below: