Copyright © 2005 Avnet, Inc. AVNET and the AV logo are registered trademarks of Avnet, Inc. All other brands are property of their respective owners.
Avnet Electronics Marketing
20 of 23
Rev 1.0 06/14/2006
Released
Literature
#
ADS-005604
FX2 Signal
Board net name
FPGA pin
Description
SCL SCL
-
Serial
prom
clock
SDA SDA
-
Serial
prom
data
WAKEUP# USB_WAKEUP#
- USB
wakeup
signal
RXD0
USB_UART_RX0
P131
USB UART Receive
TXD0 USB_UART_TX0
P130
USB
UART
Transmit
RXD1 USB_RXD1 -
JP3,
PIN1
TXD1 USBTXD1 -
JP3,
PIN3
INT4 USB_INT4 -
JP3,
PIN5
INT5# USB_INT5# -
JP3,
PIN7
TIMER2 USB_TIMER2 -
JP3,
PIN9
TIMER1 USB_TIMER1 -
JP3,
PIN11
TIMER0 USB_TIMER0 -
JP3,
PIN13
PE0 USB_PE0
-
JP3,
PIN2
PE1 USB_PE1
-
JP3,
PIN4
PE2 USB_PE2
-
JP3,
PIN6
PE3 USB_PE3
-
JP3,
PIN8
PE4 USB_PE4
-
JP3,
PIN10
PE5 USB_PE5
-
JP3,
PIN12
PE6 USB_PE6
-
JP3,
PIN14
PE7 USB_PE7
-
JP3,
PIN16
WR# USB_WR# -
JP3,
PIN19
RD# USB_RD#
-
JP3,
PIN18
BKPT USB_BKPT -
JP3,
PIN17
Table 14 - USB Interface FPGA Pin-out