![Atmel TSEV83102G0B User Manual Download Page 7](http://html1.mh-extra.com/html/atmel/tsev83102g0b/tsev83102g0b_user-manual_3003514007.webp)
Overview
1-4
TSEV83102G0B - Evaluation Board User Guide
2166B–BDC–04/03
The BT/Epoxy layer has been chosen because of its enhanced mechanical characteris-
tics for elevated temperature operation. The typical dielectric constant is 4.5 at 1 MHz.
More precisely, the BT/Epoxy dielectric layer offers enhanced characteristics compared
to FR4 Epoxy, namely:
Higher operating temperature values: 170
°
C (125
°
C for FR4).
Better withstanding of thermal shocks (-65
°
C up to 170
°
C).
The total board thickness is 1.6 mm. The previously described mechanical and fre-
quency characteristics makes the board particularly suitable for device evaluation and
characterization in the high frequency domain and in military temperature ranges.
1.4
Analog Input,
Clock Input and
De-embedding
Fixture Accesses
The differential active inputs (Analog, Clock, De-embedding fixture) are provided by
SMA connectors.
Reference: VITELEC 142-0701-851.
Connector mounting plates have been used for fastening the SMA connectors.
1.5
Digital Outputs
Accesses
Access to the differential output data port is provided by a 2.54 mm pitch connector,
compatible with the high speed digital acquisition system. It enables access to the con-
verter output data, as well as proper 50
Ω
differential termination.
1.6
Power Supplies
and Ground
Accesses
The power supply accesses are provided by five 2 mm section banana jacks respec-
tively for DV
EE
, V
EET
, V
DD
, V
PLUSD
and V
CC
.
The power supply access is provided by one 4 mm section banana jack for V
EE
.
The Ground accesses are provided by four 2 mm and one 4 mm banana jacks.
1.7
ADC Function
Setting Accesses
For ADC function setting accesses (B/GB, Die junction temp., Test), 2 mm section
banana jacks are provided.
Three potentiometers are provided for ADC gain adjust, Sampling delay adjust and Off-
set adjust.
One sub-screw is provided for Asynchronous data ready reset.